A long data retention SOI-DRAM with the body refresh function

被引：0
|
作者：
Tomishima, S [1 ]
Morishita, F [1 ]
Tsukude, M [1 ]
Yamagata, T [1 ]
Arimoto, K [1 ]
机构：
[1] MITSUBISHI ELECTR CORP,ULSI LAB,ITAMI,HYOGO 664,JAPAN
来源：
1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS | 1996年
关键词：
D O I：
10.1109/VLSIC.1996.507770
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：198 / 199
页数：2
相关论文
共 50 条
  • [1] A long data retention SOI DRAM with the body refresh function
    Tomishima, S
    Morishita, F
    Tsukude, M
    Yamagata, T
    Arimoto, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (07) : 899 - 904
  • [2] Approaches to extra low voltage DRAM operation by SOI-DRAM
    Eimori, T
    Oashi, T
    Morishita, F
    Iwamatsu, T
    Yamaguchi, Y
    Okuda, F
    Shimomura, K
    Shimano, H
    Sakashita, N
    Arimoto, K
    Inoue, Y
    Komori, S
    Inuishi, M
    Nishimura, T
    Miyoshi, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (05) : 1000 - 1009
  • [3] Analysis and optimization of floating body cell operation for high-speed SOI-DRAM
    Morishita, F
    Yamaguchi, Y
    Eimori, T
    Oashi, T
    Arimoto, K
    Inoue, Y
    Nishimura, T
    Yamada, M
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (03) : 544 - 552
  • [4] Dynamic data retention and implied design criteria for floating-body SOI DRAM
    Suh, D
    Fossum, JG
    Pelella, MM
    IEEE ELECTRON DEVICE LETTERS, 1996, 17 (08) : 385 - 387
  • [5] 64Mbit SOI-DRAM technologies using Body-Contacted (BC) structure
    Koh, YH
    Choi, JH
    Yang, JW
    Nam, MH
    Lee, WC
    Lee, JW
    Oh, MR
    1997 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 170 - 171
  • [6] AN SOI-DRAM WITH WIDE OPERATING VOLTAGE RANGE BY CMOS/SIMOX TECHNOLOGY
    SUMA, K
    TSURUDA, T
    HIDAKA, H
    EIMORI, T
    OASHI, T
    YAMAGUCHI, Y
    IWAMATSU, T
    HIROSE, M
    MORISHITA, F
    ARIMOTO, K
    FUJISHIMA, K
    INOUE, Y
    NISHIMURA, T
    YOSHIHARA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (11) : 1323 - 1329
  • [7] Retention-Aware Refresh Techniques for Reducing Power and Mitigation of Data Retention Faults in DRAM
    Shyue-Kung Lu
    Hung-Kai Huang
    Chun-Lung Hsu
    Chi-Tien Sun
    Kohei Miyase
    Journal of Electronic Testing, 2019, 35 : 485 - 495
  • [8] Retention-Aware Refresh Techniques for Reducing Power and Mitigation of Data Retention Faults in DRAM
    Lu, Shyue-Kung
    Huang, Hung-Kai
    Hsu, Chun-Lung
    Sun, Chi-Tien
    Miyase, Kohei
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (04): : 485 - 495
  • [9] A 1-V 46-ns 16-mb SOI-DRAM with body control technique
    Shimomura, K
    Shimano, H
    Sakashita, N
    Okuda, F
    Oashi, T
    Yamaguchi, Y
    Eimori, T
    Inuishi, M
    Arimoto, K
    Maegawa, S
    Inoue, Y
    Komori, S
    Kyuma, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1712 - 1720
  • [10] Alpha-particle-induced collected charge model in SOI-DRAM's
    Satoh, S
    Tosaka, Y
    Suzuki, K
    Itakura, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (02) : 388 - 395
12345