Analysis of a fence-free platinum etch process

被引:9
|
作者
Milkove, KR [1 ]
Wang, CX [1 ]
机构
[1] IBM CORP, MICROELECTRON DIV, HOPEWELL JCT, NY 12533 USA
关键词
platinum; plasma etch; dry etch; RIE;
D O I
10.1080/10584589708013015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In a previous study we describe a high flow. Cl-2-rich dry etch (DE) process which yields fence-free Pt etch structures. In that work we identify the existence of a transient fence defect, and show that it can cause the formation of an extremely shallow sidewall in the fully etched structure. We now expand upon this effort by documenting how several of the key DE parameters individually influence the sidewall profile. Through a series of four experiments. we found that: (a) the inclusion of Ar into the Cl-2/CF4 gas mix promotes the formation of fencing; (b) insufficient total gas flow induces DE cone formation localized to the sidewalls of the etched Pt electrodes; (c) the inclusion of CF4 in the gas mix is unnecessary. and (d) the choice of self-bias voltage influences the critical dimension control and sidewall angle of the etched Pt electrodes.
引用
收藏
页码:403 / 419
页数:17
相关论文
共 50 条
  • [21] AN INVESTIGATION OF THE ETCH ANISOTROPY BOUNDARY IN A CHLORINATED POLYSILICON ETCH PROCESS
    STANASOLOVICH, D
    MALLOY, M
    HOUSTON, G
    JENNINGS, J
    DANNER, D
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (11) : C625 - C625
  • [22] Photoresist Residue Defect by Etch Byproduct on PIP Etch Process
    Dau, Sim Ming
    Hun, Oh Sang
    Chin, Chai Chin
    Eng, Lee Eng
    Joon, You Hyuk
    Chun, Lee Boon
    2015 IEEE REGIONAL SYMPOSIUM ON MICRO AND NANOELECTRONICS (RSM), 2015, : 240 - 243
  • [23] Gate etch process control
    Krogh, O
    Freeland, M
    Mori, R
    Chowdhury, T
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVII, PTS 1 AND 2, 2003, 5038 : 1065 - 1070
  • [24] Virtual Metrology for Prediction of Etch Depth in a Trench Etch Process
    Roeder, Georg
    Schellenberger, Martin
    Pfitzner, Lothar
    Winzer, Sirko
    Jank, Stefan
    2013 24TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2013, : 326 - 331
  • [25] A STUDY OF SILICON ETCH PROCESS IN MEMORY PROCESS
    Chang, Rong-Yao
    Zhang, Yi-Ying
    Zhang, Hai-Yang
    2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,
  • [26] Process Feasibility investigation of Freezing Free Litho-Litho-Etch process for below 32nm hp
    Nakamura, Tsuyoshi
    Takeshita, Masaru
    Yokoya, Jiro
    Yoshii, Yasuhiro
    Saito, Hirokuni
    Takasu, Ryoichi
    Ohmori, Katsumi
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXVII, PTS 1 AND 2, 2010, 7639
  • [27] Study of photo resist - Free process for shallow trench isolation etch on advance VLSI technology
    Tso, CT
    Ko, MH
    Huang, CC
    Kuo, SW
    2002 SEMICONDUCTOR MANUFACTURING TECHNOLOGY WORKSHOP, 2002, : 153 - 156
  • [28] Etch free graphene transfer to polymers
    Lock, E. H.
    Hernandez, S. C.
    Anderson, T. J.
    Schmucker, S. W.
    Laskoski, M.
    Mulvaney, S. P.
    Bezares, F. J.
    Caldwell, J. D.
    Sheehan, P. E.
    Robinson, J. T.
    Feygelson, B. N.
    Walton, S. G.
    SURFACE & COATINGS TECHNOLOGY, 2014, 241 : 118 - 122
  • [29] Process characterization for tapered contact etch
    Celii, FG
    He, Q
    Liu, HY
    DeBord, JR
    Sakima, H
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2001, 19 (05): : 1845 - 1851
  • [30] SPU-ETCH-OXI PROCESS
    SINGH, A
    VACUUM, 1982, 32 (02) : 113 - 113