A 0.8 μm CMOS, 622 Mb/s SDH/SONET communication system

被引：0

作者：

de Vasconcelos, E ^{[1
]}

Aguiar, RL ^{[1
]}

Santos, DM ^{[1
]}

机构：

[1] Univ Aveiro, Dept Elect & Telecomunicacoes, P-3810 Aveiro, Portugal

来源：

42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2 | 1999年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes a 0.8 mu m CMOS communication system designed for 622 Mb/s SDH/SONET Links. The single-chip system implements all line interface functions needed by the link The emitter performs parallel bus interface, parallel-to-serial conversion, and optional scrambling for sine testing. An output buffer to attack the laser driver is also included. The receiver performs post-amplification, clade recovery, frame detection and optional descrambling, followed by serial-to-parallel conversion and parallel bus interface.

引用

页码：232 / 235

页数：4

共 50 条

[11] A 455-Mb/s MR preamplifier design in a 0.8-μm CMOS process
Harjani, R
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (06) : 862 - 872
[12] Low-power fully integrated 10-Gb/s SONET/SDH transceiver in 0.13-μm CMOS
Henrickson, L
Shen, D
Nellore, U
Ellis, A
Oh, J
Wang, H
Capriglione, G
Atesoglu, A
Yang, A
Wu, P
Quadri, S
Crosbie, D
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (10) : 1595 - 1601
[13] SDH622Mb／S和2．5Gb／S系统的工程应用
田瑞然
邮电设计技术, 1994, (11) : 1 - 8
[14] Single-chip 4-channel 155Mb/s CMOS LSI chip for ATM SONET/SDH framing and clock/data recovery
Nakao, T
Kuwahara, M
Miyazawa, Y
Ohara, Y
Ariyoshi, R
Kitazume, T
Sugawa, N
Ogawara, T
Oda, S
Suzuki, Y
Nomura, S
Kanuma, A
1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 : 160 - 161
[15] SILICON BIPOLAR CHIPSET FOR SONET/SDH 10-GB/S FIBEROPTIC COMMUNICATION LINKS
ANDERSSON, LI
RUDBERG, BGR
LEWIN, PT
REED, MD
PLANER, SM
SUNDARAM, SL
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) : 210 - 218
[16] A 10-Gb/s Fully Balanced Differential Output Transimpedance Amplifier in 0.18-μm CMOS Technology for SDH/SONET Application
Shammugasamy, B.
Zulkifli, T. Z. A.
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 684 - 687
[17] 155-622 Mb/s optical wireless communication system with multiple transmitters and auto-tracking
Chen, G
Dong, ZR
Li, X
Gen, JX
Feng, WZ
Zhang, WZ
Fang, ZJ
APOC 2002: ASIA-PACIFIC OPTICAL AND WIRELESS COMMUNICATIONS; WIRELESS AND MOBILE COMMUNICATIONS II, 2002, 4911 : 80 - 87
[18] 北京第一个SDH　622Mb／s子网投入运行
电信建设, 1995, (06) : 5 - 5
[19] Design of 622Mb/s 16-channel CMOS optical trnasceiver array
Lee, HH
Jung, SJ
Kim, HS
Kim, DG
Choi, YW
OPTOELECTRONIC INTERCONNECTS, INTEGRATED CIRCUITS, AND PACKAGING, 2002, 4652 : 104 - 111
[20] 1.5 watt 622/155 Mbps single chip for full ATM-SDH/SONET physical layer in 0.5 μm BiCMOS 3.3V
Diaz-Nava, M
Zocchi, S
Dugoujon, L
Belot, D
Delerue, P
Dedieu, S
Messaoui, M
IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 355 - 358

← 1 2 3 4 5 →