Platform of 3D package integration

Package on Package (PoP) is a package technology placing one package on top of another to integrate different functionalities while still remains a compact size. PoP offers procurement flexibility, lower cost of ownership, better total system costs and faster time to market. Normally designers use top package for memory application and bottom package for ASIC, Baseband or Processor application. By using this PoP technology, the memory KGD issue can be mitigated since the memory to be integrated with bottom package can be bum-in and tested before integration with bottom package. In addition; the development cycle time and cost can be reduced since memory is decoupled from ASIC/Baseband/Processor from the perspective of qualification, yield, sourcing, procurement timing and logistic handling. However, stringent coplanarity control for bottom package is necessary to ensure high package stacking yield when combining with top packages that are normally coming from different sources with different warpage behavior. Besides, the customized mold chase fabrication is costly and time consuming for product prototyping. A state-of-the-art 3D package integration platform based on current FBGA infrastructure had been proposed, developed and validated to resolve the issues listed above and yet is complied with JEDEC package outline standard for PoP.