Low power pipelined radix-2 FFT processor for speech recognition

被引：0
|
作者：
Wu, Gin-Der [1 ]
Lei, Ying [1 ]
机构：
[1] Natl Chi Nan Univ, Dept Elect Engn, Puli, Taiwan
来源：
PROCEEDINGS OF THE 2006 IEEE/SMC INTERNATIONAL CONFERENCE ON SYSTEM OF SYSTEMS ENGINEERING | 2006年
关键词：
FFT; radix-2; pipeline; Mel Frequency Cepstal Coefficient;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
It is important to develop a high-performance FFT/IFFT processor to meet the requirements of real-time, low area (low cast), and low power in different applications. In this paper, we proposed a radix-2 pipeline FFT processor for Mel Frequency Cepstal Coefficient (MFCC). Compared with [6]-[7], this novel architecture can reduce more power consumption. This approach is very attractive for MFCC speech feature extraction.
引用
收藏
页码：280 / +
页数：2
相关论文
共 50 条
  • [1] A Low Power Radix-2 FFT Accelerator for FPGA
    Mookherjee, Soumak
    DeBrunner, Linda
    DeBrunner, Victor
    2015 49TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2015, : 447 - 451
  • [2] New radix-2 to the 4th power pipeline FFT processor
    Oh, JY
    Lim, MS
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (08): : 1740 - 1746
  • [3] RADIX-2 FFT BUTTERFLY PROCESSOR USING DISTRIBUTED ARITHMETIC
    MACTAGGART, IR
    JACK, MA
    ELECTRONICS LETTERS, 1983, 19 (02) : 43 - 44
  • [4] IMPLEMENTATION OF PIPELINED RADIX-2 FFT USING SDC AND SDF ARCHITECTURE
    Hiremath, Deepika
    Rajeshwari, B.
    PROCEEDINGS OF THE 2016 IEEE REGION 10 CONFERENCE (TENCON), 2016, : 1660 - 1663
  • [5] A Flexible-Channel MDF Architecture for Pipelined Radix-2 FFT
    Zhou, Xiao
    Chen, Xuerong
    He, Yi
    Mou, Xingang
    IEEE ACCESS, 2023, 11 : 38023 - 38033
  • [6] Analysis and Design of Low Power Radix-4 FFT Processor using Pipelined Architecture
    Sophy, P. Augusta
    Srinivasan, R.
    Raja, J.
    Avinash, M.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTING AND COMMUNICATIONS TECHNOLOGIES (ICCCT 15), 2015, : 227 - 232
  • [7] FPGA Implementation of Radix-2 FFT Processor Based on Radix-4 CORDIC
    Joseph, Edwin
    Rajagopal, A.
    Karibasappa, K.
    3RD NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2012), 2012,
  • [8] Designing of Radix-2 Butterfly for Digital Signal Processor for FFT Computation
    Kulkarni, Prasad
    Hogade, B. G.
    Kulkarni, Vidula
    INFORMATION AND COMMUNICATION TECHNOLOGY FOR INTELLIGENT SYSTEMS, ICTIS 2018, VOL 2, 2019, 107 : 603 - 610
  • [9] A novel parallel prefix adder for optimized Radix-2 FFT processor
    Garima Thakur
    Harsh Sohal
    Shruti Jain
    Multidimensional Systems and Signal Processing, 2021, 32 : 1041 - 1063
  • [10] Twiddle Factor Complexity Analysis of Radix-2 FFT Algorithms for Pipelined Architectures
    Qureshi, Fahad
    Takala, Jarmo
    2017 FIFTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS, AND COMPUTERS, 2017, : 1034 - 1037
12345