Three-stage transformer-coupled CMOS power amplifier for millimeter-wave applications using 130 nm CMOS technology

被引:5
|
作者
Mansour, Marwa [1 ]
Mansour, Islam [2 ]
机构
[1] Elect Res Inst ERI, Microelect Dept, Cairo 11843, Egypt
[2] Benha Univ, Shoubra Fac Engn, Elect Engn Dept, Cairo, Egypt
关键词
class-AB; class-C; CMOS; millimeter wave; power amplifiers; quality factor; radio frequency (RF); transmitter; transceiver; transformer coupled; P-SAT; DESIGN; GAIN; PAE;
D O I
10.1002/cta.3363
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High-efficiency and high-linearity three-stage transformer-coupled power amplifier (PA) and power combiner for millimeter-wave applications using 130 nm CMOS technology are presented in the paper. The suggested PA uses transformer coupled for input, inter-stage, and output matching networks where the inter-stage matching inductors are utilized to enhance the RF performance. The proposed power amplifier is composed of three stages: first, driver, and power stages. The first stage operates in a class-C to improve the efficiency and decrease power dissipated while a class-AB is used in the driver and power stages to maximize the output power. The proposed PA and power combiner designs are suitable for mm-wave 5G applications. The coupling transformers, inter-stage matching inductors, and output combiner are analyzed and designed using Ansoft high-frequency structure simulator (HFSS) and achieve high-quality factor and high-coupling coefficient over the frequency range from 26 to 33 GHz. The proposed three-stage transformer-coupled power amplifier covers a frequency band from 26 GHz to 33 GHz with a saturated output power of 13.1 dBm, a peak power added efficiency (PAE) equals 19.1%, and a maximum power gain of 13.25 dB. Whereas the proposed power combiner has a saturated output power of 16.3 dBm, a maximum PAE equals 20.5% and a peak gain of 16.5 dB. The proposed three-stage transformer-coupled PA and power combiner consume low power of 65 mW and 128 mW, respectively. Moreover, the adjacent channel power ratios (ACPR) of the proposed PA and power combiner equal -30 dBc and -36 dBc, respectively, for 20 MHz channel bandwidth. Finally, the active areas of the proposed power amplifier and power combiner equal 0.25 mm(2) and 0.69 mm(2), respectively, while the chip areas are 0.55 mm(2) and 1 mm(2), respectively.
引用
收藏
页码:3567 / 3583
页数:17
相关论文
共 50 条
  • [41] 3-5 GHz CMOS Power Amplifier in 130nm CMOS for UWB Applications
    El-Feky, Nagham G.
    Ellaithy, Dina M.
    Fedawy, Mostafa
    2022 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ICEEE 2022), 2022, : 32 - 35
  • [42] Active Millimeter-Wave Phase-Shift Doherty Power Amplifier in 45-nm SOI CMOS
    Agah, Amir
    Dabag, Hayg-Taniel
    Hanafi, Bassel
    Asbeck, Peter M.
    Buckwalter, James F.
    Larson, Lawrence E.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (10) : 2338 - 2350
  • [43] Three Stage Class AB Power Amplifier in 90 nm CMOS Process for IoT Applications
    Elma, Maliha
    Antu, Nahid Hossain
    Ahmed, Tanvir
    Faruqe, Omar
    Amin, Md Tawfiq
    2020 IEEE REGION 10 SYMPOSIUM (TENSYMP) - TECHNOLOGY FOR IMPACTFUL SUSTAINABLE DEVELOPMENT, 2020, : 746 - 749
  • [44] Modeling and Applications of Millimeter-wave Slow-wave Coplanar Coupled Lines in CMOS
    Parveg, D.
    Vahdati, A.
    Varonen, M.
    Karaca, D.
    Karkkainen, M.
    Halonen, K. A. I.
    2015 10TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2015, : 207 - 210
  • [45] A Wideband Differential Low Noise Amplifier for TVWS Applications in 130 nm CMOS Technology
    Huo Yingge
    Ali, Imran
    Lee, Kang-Yoon
    2019 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2019, : 83 - 84
  • [46] A low power low noise amplifier with subthreshold operation in 130 nm CMOS technology
    Song, Ickhyun
    Jhon, Hee-Sauk
    Jung, Hakchul
    Koo, Minsuk
    Shin, Hyungcheol
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2008, 50 (11) : 2762 - 2764
  • [47] A Low-Power, Compact Size Millimeter-Wave Two-Stage Current-Reused Low Noise Amplifier in 90-nm CMOS Technology
    Chou, Hung-Ting
    Ke, Zhi-Lin
    Chiou, Hwann-Kaeo
    2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 750 - 752
  • [48] Area Reduction of Millimeter-Wave CMOS Amplifier Using Narrow Transmission Line
    Tsukui, Yuki
    Asada, Hiroki
    Han, Changyo
    Okada, Kenichi
    Matsuzawa, Akira
    ASIA-PACIFIC MICROWAVE CONFERENCE 2011, 2011, : 797 - 800
  • [49] A reconfigurable millimeter-wave wideband low-noise amplifier in 55-nm CMOS
    Zhang, Wei
    Deng, Dongqin
    Wan, Jialong
    Wang, Hao
    Chang, Sheng
    Huang, Qijun
    He, Jin
    MICROELECTRONICS JOURNAL, 2022, 127
  • [50] Millimeter-Wave Phased-Array Transceiver Using CMOS Technology
    Okada, Kenichi
    PROCEEDINGS OF THE 2019 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2019, : 729 - 731