Subthreshold 1-bit full adder cells in sub-100 nm technologies

被引：4
|
作者：
Moalemi, Vahid [1 ]
Afzali-Kushu, Ali [1 ]
机构：
[1] Univ Tehran, Sch Elect & Comp Engn, Tehran 14174, Iran
来源：
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES | 2007年
关键词：
D O I：
10.1109/ISVLSI.2007.93
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, subthreshold 1-bitfull adder cells in sub100 nm technologies are investigated. The analysis is performed using fourteen different full adder cells operating in subthreshold region by decomposing them into smaller blocks. Both individual blocks and the complete full adder cells are simulated. The study, which is carried out for 65nm and 90nm standard CMOS technologies, includes power, delay, and power delay product as functions of supply voltage, frequency, size, and technology. In addition, for both technologies, the minimum required supply voltage for different circuits, are determined.
引用
收藏
页码：514 / +
页数：2
相关论文
共 50 条
  • [21] Low Power Noise Tolerant Domino 1-Bit Full Adder
    Meher, Preetisudha
    Mahapatra, Kamala Kanta
    PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ENERGY CONVERSION TECHNOLOGIES (ICAECT): INTELLIGENT ENERGY MANAGEMENT: TECHNOLOGIES AND CHALLENGES, 2014, : 125 - 129
  • [22] Design of 1-bit Full Adder using β-Driven Threshold Element
    Paul, Madhusmita
    Kapoor, Neha
    Modak, Rohini
    Paul, Tathagata
    Chaudhuri, Rajarshi Roy
    Chowdhury, Subhajit Dutta
    Sarkar, Mili
    2017 1ST INTERNATIONAL CONFERENCE ON ELECTRONICS, MATERIALS ENGINEERING & NANO-TECHNOLOGY (IEMENTECH), 2017,
  • [23] Performance Comparison of 1-Bit Conventional and Hybrid Full Adder Circuits
    Hussain, Inamul
    Chaudhury, Saurabh
    ADVANCES IN COMMUNICATION, DEVICES AND NETWORKING, 2018, 462 : 43 - 50
  • [24] Delay and Energy Efficiency Analysis of a 1-bit CMOS Full Adder
    Kumar, Manish
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2016, 11 (2-3): : 263 - 269
  • [25] Experimental Demonstration of a 1-Bit Full Adder in Perpendicular Nanomagnetic Logic
    Breitkreutz, Stephan
    Kiermaier, Josef
    Eichwald, Irina
    Hildbrand, Christian
    Csaba, Gyorgy
    Schmitt-Landsiedel, Doris
    Becherer, Markus
    IEEE TRANSACTIONS ON MAGNETICS, 2013, 49 (07) : 4464 - 4467
  • [26] Design of power efficient stable 1-bit full adder circuit
    Subramaniam, Shahmini
    Singh, Ajay Kumar
    Murthy, Gajula Ramana
    IEICE ELECTRONICS EXPRESS, 2018, 15 (14):
  • [27] HIGH SPEED AREA EFFICIENT 1-BIT HYBRID FULL ADDER
    Kumar, Sachin
    Kumar, Aman
    Bansal, Puneet
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 682 - 686
  • [28] Comprehensive study of 1-Bit full adder cells: review, performance comparison and scalability analysis
    Hasan, Mehedi
    Siddique, Abdul Hasib
    Mondol, Abdal Hoque
    Hossain, Mainul
    Zaman, Hasan U.
    Islam, Sharnali
    SN APPLIED SCIENCES, 2021, 3 (06):
  • [29] Comprehensive study of 1-Bit full adder cells: review, performance comparison and scalability analysis
    Mehedi Hasan
    Abdul Hasib Siddique
    Abdal Hoque Mondol
    Mainul Hossain
    Hasan U. Zaman
    Sharnali Islam
    SN Applied Sciences, 2021, 3
  • [30] Low Power Ripple Carry Adder Using Hybrid 1-Bit Full Adder Circuit
    Bagwari, Ashish
    Katna, Isha
    2019 11TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN 2019), 2019, : 124 - 127
12345