Novel 3-D Coaxial Interconnect System for Use in System-in-Package Applications

被引:9
|
作者
LaMeres, Brock J. [1 ]
McIntosh, Christopher [1 ]
Abusultan, Monther [1 ]
机构
[1] Montana State Univ, Dept Elect & Comp Engn, HSDDL, Bozeman, MT 59717 USA
来源
关键词
Integrated circuit (IC) packaging; simultaneous switching noise (SSN); system-in-package (SiP); three-dimensional (3-D) chip stacking; IMPEDANCE; DESIGN;
D O I
10.1109/TADVP.2009.2033942
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper presents the design and demonstration of a novel die-to-die interconnect system for deployment in system-in-package (SiP) applications with adjacent or stacked-die configurations. The interconnect system consists of miniature coaxial cables that are mounted to a standard Silicon substrate using an etched trench along the perimeter of the die. The trench serves as a self-alignment feature for both the signal and ground contacts in addition to providing mechanical strain relief for the coaxial cable. The system is designed to interface on-chip coplanar transmission lines to off-chip coaxial transmission lines to produce a fully impedance matched system. This approach promises to dramatically improve the electrical performance of high-speed, die-to-die signals by eliminating impedance discontinuities, providing a shielded signal path, and providing a low-impedance return path for the switching signal. The new interconnect system is designed to be selectively added to a standard wire bond pad configuration using an incremental etching process. This paper describes the design process for the new approach including the fabrication sequence to create the transition trenches. Finite-element analysis is performed to evaluate the electrical performance of the proposed system.
引用
收藏
页码:37 / 47
页数:11
相关论文
共 50 条
  • [41] A novel embedded power filter structure research in System-in-Package
    Li, Jun
    Wan, Li-Xi
    Liao, Cheng
    Zhou, Yun-Yan
    Dianbo Kexue Xuebao/Chinese Journal of Radio Science, 2009, 24 (03): : 446 - 451
  • [42] Wireless dosimeter: System-on-chip versus system-in-package for biomedical and space applications
    Shamim, Atif
    Arsalan, M.
    Roy, L.
    Shams, M.
    Taff, G.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (07) : 643 - 647
  • [43] 3D system-in-package design using stacked silicon submount technology
    Dong, Mingzhi
    Santagata, Fabio
    Sokolovskij, Robert
    Wei, Jia
    Yuan, Cadmus
    Zhang, Guoqi
    MICROELECTRONICS INTERNATIONAL, 2015, 32 (02) : 63 - 72
  • [44] Fast, Small, Efficient Voltage Regulators using 3D System-in-Package
    Miller, Greg J.
    2016 INTERNATIONAL SYMPOSIUM ON 3D POWER ELECTRONICS INTEGRATION AND MANUFACTURING (3D-PEIM), 2016,
  • [45] 3D Stacked Embedded Component System-in-Package for Wearable Electronic Devices
    Nair, V.
    Krishnamurthy, L.
    Swan, J.
    Essaian, A.
    Frank, T.
    Bynum, M.
    2017 IEEE RADIO AND WIRELESS SYMPOSIUM (RWS), 2017, : 108 - 110
  • [46] System-in-Package: Electrical and Layout Perspectivesoo
    He, Lei
    Elassaad, Shauki
    Shi, Yiyu
    Hu, Yu
    Yao, Wei
    FOUNDATIONS AND TRENDS IN ELECTRONIC DESIGN AUTOMATION, 2010, 4 (04): : 223 - 306
  • [47] System-in-package technology: Opportunities and challenges
    Fontanelli, Anna
    ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 589 - 593
  • [48] CDM Simulation Study of a System-in-Package
    Shukla, Vrashank
    Rosenbaum, Elyse
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS 2010, 2010,
  • [49] System-in-package testing: Problems and solutions
    Appello, Davide
    Bernardi, Paolo
    Grosso, Michelangelo
    Reorda, Matteo Sonza
    IEEE DESIGN & TEST OF COMPUTERS, 2006, 23 (03): : 203 - 211
  • [50] A 60GHz stripline BPF for LTCC system-in-package applications
    Lee, YC
    Park, CS
    2005 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, VOLS 1-4, 2005, : 1413 - 1416