Speeding up high-speed protocol processors

被引：1
|
作者：
Serpanos, DN [1 ]
机构：
[1] Univ Patras, Dept Elect & Comp Engn, Network Syst Grp, GR-26110 Patras, Greece
来源：
COMPUTER | 2004年 / 37卷 / 09期
关键词：
D O I：
10.1109/MC.2004.145
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The transparent use of multiple register files represents a novel approach to solving the throughput-preservation problem for high-speed packet processing. The Tripod implementation reflects an efficient protocol-processor architecture that is not only scalable and cost-effective but also easily programmable.
引用
收藏
页码：108 / 111
页数：4
相关论文
共 50 条
  • [21] A multiaccess protocol for high-speed WLAN
    Humblet, PA
    Hethuin, S
    Ramel, L
    1996 IEEE 46TH VEHICULAR TECHNOLOGY CONFERENCE, PROCEEDINGS, VOLS 1-3: MOBILE TECHNOLOGY FOR THE HUMAN RACE, 1996, : 257 - 261
  • [22] A HIGH-SPEED PROTOCOL CONTROL VLSI
    AKAIKE, T
    ISHIKAWA, K
    ICHIKAWA, H
    AOKI, M
    SUGIHARA, S
    NTT REVIEW, 1992, 4 (05): : 56 - 60
  • [23] Speeding up TCP/IP: Faster processors are not enough
    Markatos, EP
    CONFERENCE PROCEEDINGS OF THE 2002 IEEE INTERNATIONAL PERFORMANCE, COMPUTING, AND COMMUNICATIONS CONFERENCE, 2002, : 341 - 345
  • [24] High-speed low-energy digital optical processors
    Guilfoyle, PS
    McCallum, DS
    OPTICAL ENGINEERING, 1996, 35 (02) : 436 - 442
  • [25] OYSTER REEF - HIGH-SPEED CENTRAL PROCESSORS OF ESTUARINE MATERIALS
    DAME, R
    ZINGMARK, R
    CHRZANOWSKI, T
    HASKIN, E
    ESTUARIES, 1983, 6 (03): : 291 - 292
  • [26] THE DESIGN OF HIGH-SPEED ROBOT REGULATORS BASED ON PIPELINE PROCESSORS
    VUKOBRATOVICH, M
    KIRCHANSKIY, N
    PETROVICH, T
    JOURNAL OF COMPUTER AND SYSTEMS SCIENCES INTERNATIONAL, 1993, 31 (06) : 125 - 133
  • [27] A high-speed dynamic instruction scheduling scheme for superscalar processors
    Goshima, M
    Nishino, K
    Nakashima, Y
    Mori, S
    Kitamura, T
    Tomita, S
    34TH ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO-34, PROCEEDINGS, 2001, : 225 - 236
  • [28] High-speed PLL chips ease transition to faster processors
    Bindra, A
    ELECTRONIC DESIGN, 1998, 46 (20) : 76 - +
  • [29] Packet indexing process optimized for high-speed network processors
    Charopoulos, C
    Andritsopoulos, F
    Mitsos, Y
    Doumenis, G
    Stasinopoulos, G
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2005, 14 (04) : 841 - 860
  • [30] THE MULTISTREAM PROTOCOL - A HIGHLY FLEXIBLE HIGH-SPEED TRANSPORT PROTOCOL
    LAPORTA, TF
    SCHWARTZ, M
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1993, 11 (04) : 519 - 530
12345