Optimal design of accelerated life tests under modified stress loading methods

被引:18
|
作者
Park, SJ [1 ]
Yum, BJ [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Ind Engn, Taejon 305701, South Korea
关键词
D O I
10.1080/02664769823296
中图分类号
O21 [概率论与数理统计]; C8 [统计学];
学科分类号
020208 ; 070103 ; 0714 ;
摘要
Most of the previous work on optimal design of accelerated life test (ALT) plans has assumed instantaneous changes in stress levels, which may not be possible or desirable in practice, because of the limited capability of test equipment, possible stress shocks or the presence of undesirable failure modes. We consider the case in which stress levels are changed at a finite rate, and develop two types of ALT plan under the assumptions of exponential lifetimes of test units and type I censoring. One type of plan is the modified step-stress ALT plan, and the other type is the modified constant-stress ALT plan. These two plans are compared in terms of the asymptotic variance of the maximum likelihood estimator of the log mean lifetime for the use condition (i.e. avar[ln <(theta)over cap>(0)]). Computational results indicate that, for both types of plan, avar[ln <(theta)over cap>(0)] is not sensitive to the stress-increasing rate R, if R is greater than or equal to 10, say, in the standardized scale. This implies that the proposed stress loading method can be used effectively with little loss in statistical efficiency. In terms of avar[ln <(theta)over cap>(0)], the modified step-stress ALT generally performs better than the modified constant-stress ALT, unless R or the probability of failure until the censoring time tinder a certain stress-increasing rate is small. We also compare the progressive-stress ALT plan with the above two modified ALT plans in terms of avar[ln <(theta)over cap>(0)], using the optimal stress-increasing rate R-star determined for the progressive-stress ALT plan. We find that the proposed ALTs perform better than the progressive-stress ALT for the parameter values considered.
引用
收藏
页码:41 / 62
页数:22
相关论文
共 50 条
  • [41] Optimal design for accelerated life testing with simple step-stress plans
    Hunt, Scott
    Xu, Xiaojian
    International Journal of Performability Engineering, 2012, 8 (05) : 573 - 577
  • [42] Optimal simple step stress accelerated life test design for reliability prediction
    Fard, Nasser
    Li, Chenhua
    JOURNAL OF STATISTICAL PLANNING AND INFERENCE, 2009, 139 (05) : 1799 - 1808
  • [43] Step-down-stress accelerated life test-optimal design
    Wang, Ya-Shun
    Zhang, Chun-Hua
    Chen, Xun
    Binggong Xuebao/Acta Armamentarii, 2007, 28 (06): : 686 - 691
  • [44] Planning Simple Step-Stress Accelerated Life Tests Using Bayesian Methods
    Yuan, Tao
    Liu, Xi
    Kuo, Way
    IEEE TRANSACTIONS ON RELIABILITY, 2012, 61 (01) : 254 - 263
  • [45] Design and application of accelerated life test of grating ruler based on step stress loading
    Wang, Jili
    Li, Qingyu
    Zhu, Xiaocui
    Gao, Cheng
    Li, Yi
    Li, Guofa
    He, Jialong
    2020 2ND INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE COMMUNICATION AND NETWORK SECURITY (CSCNS2020), 2021, 336
  • [46] INTEGRATING ACCELERATED LIFE TESTS INTO OPTIMAL TEST PLANNING
    Herzig, Thomas
    Dazer, Martin
    Grundler, Alexander
    Bertsche, Bernd
    7TH INTERNATIONAL CONFERENCE INTEGRITY-RELIABILITY-FAILURE (IRF2020), 2020, : 665 - 672
  • [47] Analysis of Modified Kies Exponential Distribution with Constant Stress Partially Accelerated Life Tests under Type-II Censoring
    Nassar, Mazen
    Alam, Farouq Mohammad A.
    MATHEMATICS, 2022, 10 (05)
  • [48] Bayesian Design Comparison for Accelerated Life Tests
    Xu Haiyan
    Tang Yancai
    Fei Heliang
    14TH ISSAT INTERNATIONAL CONFERENCE ON RELIABILITY AND QUALITY IN DESIGN, PROCEEDINGS, 2008, : 29 - +
  • [49] Sequential Bayesian Design for Accelerated Life Tests
    Lee, I-Chen
    Hong, Yili
    Tseng, Sheng-Tsaing
    Dasgupta, Tirthankar
    TECHNOMETRICS, 2018, 60 (04) : 472 - 483
  • [50] A NOTE ON EXPERIMENT DESIGN FOR ACCELERATED LIFE TESTS
    LUVALLE, MJ
    MICROELECTRONICS AND RELIABILITY, 1990, 30 (03): : 591 - 603