A genetic algorithm for VLSI channel routing in the presence of cyclic vertical constraints

被引:0
|
作者
Johnson, AD
Sun, RC
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An efficient merger of the channel routing theory and the genetic stochastic search introduces a new paradigm for VLSI channel routing. The feasibility of the paradigm is demonstrated by the first genetic router for Manhattan model channels which contain cyclic vertical constraints. The router has been implemented as a self contained genetic algorithm system. It creates an initial population without violations of constraints using the results of a new theory of locally optimal breaking of cyclic vertical constraints. The population size is problem instance dependent to provide for the preservation of the structural diversity which is built into the initial population. A new encoding scheme and novel crossover and mutation operators are introduced. Convergence rates to optimal solutions are excellent.
引用
收藏
页码:393 / 396
页数:4
相关论文
共 50 条
  • [21] An Immune Genetic Routing Algorithm for Mesh Network with QoS Constraints
    Zhu Li
    Li Zhishu
    Xing Jianchuan
    Cheng Yanhong
    2007 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-15, 2007, : 1701 - +
  • [23] A Firefly Algorithm Approach for Routing in VLSI
    Ayob, M. Nasir
    Hassan, Fariz
    Ismail, A. Halim
    Basri, H. Hassan
    Azmi, M. Safwan
    Abidin, Amar Faiz Zainal
    2012 IEEE SYMPOSIUM ON COMPUTER APPLICATIONS AND INDUSTRIAL ELECTRONICS (ISCAIE 2012), 2012,
  • [24] An Efficient Graph Theoretic Algorithm for Channel Routing in VLSI Design with Given Constraint Graph
    Liu, Ming
    Geng, Xianya
    BIO-INSPIRED COMPUTING: THEORIES AND APPLICATIONS, PT 1, BIC-TA 2023, 2024, 2061 : 339 - 344
  • [25] A hierarchical genetic algorithm for multi-layer channel routing
    Cloyed, MP
    Ali, HH
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 1536 - 1539
  • [26] EXPIDER: A channel routing expert for VLSI design
    Shen, DL
    Wu, CH
    Lee, SJ
    EXPERT SYSTEMS WITH APPLICATIONS, 1997, 12 (02) : 209 - 223
  • [27] A messy genetic algorithm for the vehicle routing problem with time window constraints
    Tan, KC
    Lee, TH
    Ou, K
    Lee, LH
    PROCEEDINGS OF THE 2001 CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1 AND 2, 2001, : 679 - 686
  • [28] A CYCLIC METHOD FOR CHANNEL ROUTING
    MIKHEYEV, YM
    COMPUTATIONAL MATHEMATICS AND MATHEMATICAL PHYSICS, 1991, 31 (03) : 102 - 104
  • [29] VLSI implementation of Genetic Algorithm
    Ramamurthy, P
    Vasanth, J
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2003, : 298 - 301
  • [30] An Optimization Algorithm for Simultaneous Routing and Buffer Insertion with Delay-Power Constraints in VLSI Layout Design
    Uttraphan, C.
    Shaikh-Husin, N.
    Hani, M. Khalil
    PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 357 - +