Soft-Error Resilient Read Decoupled SRAM With Multi-Node Upset Recovery for Space Applications

被引:49
|
作者
Pal, Soumitra [1 ]
Sri, Dodla Divya [2 ]
Ki, Wing-Hung [1 ]
Islam, Aminul [2 ]
机构
[1] Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Hong Kong, Peoples R China
[2] Birla Inst Technol, Dept Elect & Commun Engn, Ranchi 835215, Bihar, India
关键词
Critical charge; hold power; probability of single event upset (SEU) occurrence; radiation hardness; read stability; single event multi-node upset (SEMNU); LOW-POWER; CELL; VOLTAGE; DESIGN;
D O I
10.1109/TED.2021.3061642
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Space consists of high-energy particles and high-temperature fluctuations, which causes single event upsets (SEUs). Conventional 6T static random access memory (SRAM) is unable to tolerate this harsh environment in space. Therefore, it is necessary to design an SRAM, which can withstand this harsh environment. In order to mitigate SEUs, a radiation-hardened SRAM cell, named soft-error resilient read decoupled 12T (SRRD12T), is presented in this article. To estimate the relative performance of the proposed cell, it is compared with other contemporary designs, such as RHMN12T, RHMP12T, RHD12T, QUCCE12T, and QUATRO12T, over various important design metrics. SRRD12T can not only recover from SEU induced at any of its sensitive nodes but also from single event multi-node upsets (SEMNUs) induced at its storage node pair. Furthermore, due to the read decoupled design of SRRD12T, it exhibits the highest read stability. In addition to these, SRRD12T shows 1.14 x /1.17x shorter write delay than RHD12T/RHMP12T. Moreover, SRRD12T consumes lower hold power and exhibits higher write ability than most of the comparison cells. However, these advantages are obtained by exhibiting a slightly longer read delay.
引用
收藏
页码:2246 / 2254
页数:9
相关论文
共 35 条
  • [21] 9-T SRAM Cell for Reliable Ultralow-Power Applications and Solving Multibit Soft-Error Issue
    Pal, Soumitra
    Islam, Aminul
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2016, 16 (02) : 172 - 182
  • [22] Comparative Analysis of Redundancy Schemes for Soft-Error Detection in Low-Cost Space Applications
    Frenkel, Charlotte
    Legat, Jean-Didier
    Bol, David
    2016 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2016,
  • [23] Low cost and high performance double-node upset resilient latch for low orbit space applications
    Kumar, Sandeep
    Mukherjee, Atin
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2024, 52 (05) : 2534 - 2549
  • [24] Fault-tolerant multi-node coupling triple mode redundancy voltage controlled oscillator for reducing soft error in clock and data recovery
    Yuan, Hengzhou
    Chen, Jianjun
    Liang, Bin
    Guo, Yang
    ELECTRONICS LETTERS, 2019, 55 (05) : 250 - 251
  • [25] Radiation-hardened read-decoupled low-power 12T SRAM for space applications
    Pal, Soumitra
    Divya, Dodla
    Ki, Wing-Hung
    Islam, Aminul
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (11) : 3583 - 3596
  • [26] Read-Decoupled Radiation Hardened RD-DICE SRAM Cell for Low-Power Space Applications
    Lavania, Mili
    Surana, Neelam
    Anand, Ishant
    Mekie, Joycee
    2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [27] Design of A Highly Reliable and Low-Power SRAM With Double-Node Upset Recovery for Safety-critical Applications
    Yan, Aibin
    Xiang, Jing
    Huang, Zhengfeng
    Ni, Tianming
    Cui, Jie
    Girard, Patrick
    Wen, Xiaoqing
    2023 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA, ITC-ASIA, 2023,
  • [28] Advanced DICE based Triple-Node-Upset Recovery Latch with Optimized Overhead for Space Applications
    Yan, Aibin
    Li, Xuehua
    Gao, Zhongyu
    Huang, Zhengfeng
    Ni, Tianming
    Wen, Xiaoqing
    2023 IEEE 32ND ASIAN TEST SYMPOSIUM, ATS, 2023, : 55 - 59
  • [29] Low-Power and High-Speed SRAM Cells With Double-Node Upset Self-Recovery for Reliable Applications
    Cai, Shuo
    Liang, Xinjie
    Huang, Zhu
    Wang, Weizheng
    Yu, Fei
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025, 33 (02) : 475 - 487
  • [30] A Near-Threshold Soft Error Resilient 7T SRAM Cell with Low Read Time for 20 nm FinFET Technology
    Asli, Rahebeh Niaraki
    Taghipour, Shiva
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2017, 33 (04): : 449 - 462