Design of GF(2m) multiplier using its subfields

被引：2
|
作者：
Cho, YS [1 ]
Park, SK [1 ]
机构：
[1] Hanyang Univ, Dept Elect Commun Engn, Seoul 133791, South Korea
来源：
ELECTRONICS LETTERS | 1998年 / 34卷 / 07期
关键词：
D O I：
10.1049/el:19980521
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A design method of a GF(2(m)) multiplier using its subfields is presented. This method can be used to construct a sequential logic multiplier using a bit-parallel multiplier for its subfield. It has an advantageous feature, namely that a trade-off between hardware complexity and delay time can be achieved.
引用
收藏
页码：650 / 651
页数：2
相关论文
共 50 条
  • [21] Low Latency GF(2m) Polynomial Basis Multiplier
    Luis Imana, Jose
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (05) : 935 - 946
  • [22] An efficient Systolic multiplier for finite fields GF(2m)
    Kim, CH
    Han, SD
    Hong, CP
    PDPTA'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, 2001, : 1366 - 1371
  • [23] An reconfigurable multiplier in GF(2m) for elliptic curve cryptosystem
    Kitsos, P
    Theodoridis, G
    Koufopavlou, O
    ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 699 - 702
  • [24] Novel Radix Finite Field Multiplier for GF(2m)
    M.C. Mekhallalati
    A.S. Ashur
    M.K. Ibrahim
    Journal of VLSI signal processing systems for signal, image and video technology, 1997, 15 : 233 - 245
  • [25] An FPGA implementation of a Montgomery multiplier over GF(2M)
    Mentens, N
    Örs, SB
    Preneel, B
    Vandewalle, J
    COMPUTING AND INFORMATICS, 2004, 23 (5-6) : 487 - 499
  • [26] Novel radix finite field multiplier for GF(2m)
    Univ of Nottingham, Nottingham, United Kingdom
    J VLSI Signal Process, 3 (233-245):
  • [27] Unified parallel Systolic multiplier over GF(2m)
    Lee, Chiou-Yng
    Chen, Yung-Hui
    Chiou, Che-Wun
    Lin, Jim-Min
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2007, 22 (01) : 28 - 38
  • [28] A scalable and unified multiplier architecture for finite fields GF(p) and GF(2m)
    Savas, E
    Tenca, AF
    Koç, ÇK
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS-CHES 2000, PROCEEDINGS, 2001, 1965 : 277 - 292
  • [29] New AB2 multiplier over GF(2m) using cellular automata
    Ku, KM
    Ha, KJ
    Kim, HS
    Yoo, KY
    COMPUTERS AND THEIR APPLICATIONS, 2003, : 283 - 286
  • [30] An efficient reconfigurable multiplier architecture for Galois field GF(2m)
    Kitsos, P
    Theodoridis, G
    Koufopavlou, O
    MICROELECTRONICS JOURNAL, 2003, 34 (10) : 975 - 980
12345