Scan-based BIST using an improved scan forest architecture

被引:0
|
作者
Xiang, D [1 ]
Chen, MJ [1 ]
Li, KW [1 ]
Wu, YL [1 ]
机构
[1] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China
来源
13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2004年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Scan forest is an efficient scan architecture which can reduce the test application cost, test power of scan testing and test data volume greatly. The scan forest is modified for scan-based BIST. Techniques are used to make the existing scan forest architecture to an improved scan forest that is more suitable for BIST. A scan flip-flop re-grouping technique is introduced to make the scan flip-flop groups have similar sizes. Sufficient experimental results show that the proposed techniques improve the popular test-per-scan test architecture greatly on fault coverage and test length. It is shown according to the experimental results that test length is reduced 77.3% on average for all benchmark circuits.
引用
收藏
页码:88 / 93
页数:6
相关论文
共 50 条
  • [21] A Novel Scan Architecture for Low Power Scan-Based Testing
    Naeini, Mahshid Mojtabavi
    Ooi, Chia Yee
    VLSI DESIGN, 2015, 2015
  • [22] A Method of LFSR Seed Generation for Scan-Based BIST Using Constrained ATPG
    Moriyasu, Takanori
    Ohtake, Satoshi
    2013 SEVENTH INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT, AND SOFTWARE INTENSIVE SYSTEMS (CISIS), 2013, : 755 - 759
  • [23] Deterministic partitioning techniques for fault diagnosis in scan-based BIST
    Bayraktaroglu, I
    Orailoglu, A
    INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 273 - 282
  • [24] A gated clock scheme for low power scan-based BIST
    Bonhomme, Y
    Girard, P
    Guiller, L
    Landrault, C
    Pravossoudovitch, S
    SEVENTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, 2001, : 87 - 89
  • [25] A hybrid algorithm for test point selection for scan-based BIST
    Tsai, HC
    Cheng, KT
    Lin, CJ
    Bhawmik, S
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 478 - 483
  • [26] Accelerated test points selection method for scan-based BIST
    Nakao, M
    Hatayama, K
    Higashi, I
    SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 359 - 364
  • [27] Pseudo-functional scan-based BIST for delay fault
    Lin, YC
    Lu, F
    Cheng, KT
    23RD IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2005, : 229 - 234
  • [28] Efficient test-point selection for scan-based BIST
    Tsai, HC
    Cheng, KTT
    Lin, CJM
    Bhawmik, S
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (04) : 667 - 676
  • [29] Low Cost Test Pattern Generation in Scan-Based BIST Schemes
    Zhang, Guohe
    Yuan, Ye
    Liang, Feng
    Wei, Sufen
    Yang, Cheng-Fu
    ELECTRONICS, 2019, 8 (03)
  • [30] Test data compression of 100x for scan-based BIST
    Arai, Masayuki
    Fukumoto, Satoshi
    Iwasaki, Kazuhiko
    Matsuo, Tatsuru
    Hiraide, Takahisa
    Konishi, Hideaki
    Emori, Michiaki
    Aikyo, Takashi
    2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 674 - +