A Fast Automatic Frequency Calibration (AFC) Scheme for Phase-Locked Loop (PLL) Frequency Synthesizer

被引：0
|
作者：
Jeong, Chan-Young [1 ]
Choi, Dong-Ho [1 ]
Yoo, Changsik [1 ]
机构：
[1] Hanyang Univ, Dept ECE, Integrated Circuit Lab, Seoul 133791, South Korea
来源：
RFIC: 2009 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM | 2009年
关键词：
Automatic frequency calibration (AFC); voltage controlled oscillator (VCO); phase locked loop (PLL); frequency synthesizer; phase noise; VCO;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A noble automatic frequency calibration (AFC) scheme is proposed for phase-locked loop (PILL) based frequency synthesizer. For fast AFC operation, the frequency control code is updated right after the frequency difference is detected. The uncertainty of the phase relationship between the reference clock and VCO output is eliminated by comparing the divided VCO clock with two-phase reference clocks. The AFC is applied to a CMOS frequency synthesizer. The measured worst case AFC time is less than 1.6 mu s. The AFC circuit implemented in a 0.18 mu m CMOS process occupies 0.01mm(2). The phase noise of the frequency synthesizer output is -113dBc/Hz at MHz offset from the 4GHz carrier. The whole frequency synthesizer consumes 23mW from a 1.8V supply.
引用
收藏
页码：527 / 530
页数：4
相关论文
共 50 条
  • [41] USING A PHASE-LOCKED AFC SYSTEM TO STABILIZE AN INTERMEDIATE-FREQUENCY
    ZHILIN, NS
    TELECOMMUNICATIONS AND RADIO ENGINEERING, 1979, 33-4 (12) : 83 - 85
  • [42] A fractional frequency synthesizer using frequency locked loop
    Rejeesh, A., V
    Mandal, Pradip
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1392 - 1395
  • [43] A new phase-locked loop (PLL) system
    Karimi-Ghartemani, M
    Iravani, MR
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 421 - 424
  • [44] A reconfigurable high-frequency phase-locked loop
    de Sousa, FR
    Huyart, B
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2004, 53 (04) : 1035 - 1039
  • [45] Adjustable Phase-Locked Loop with Independent Frequency Outputs
    Freier, Robert
    Abd, Hamam Maher
    Koenig, Andreas
    2012 10TH IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2012, : 522 - 526
  • [46] A reconfigurable high-frequency phase-locked loop
    de Sousa, FR
    Huyart, B
    IMTC/O3: PROCEEDINGS OF THE 20TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2003, : 503 - 507
  • [47] Feed-forward compensated high switching speed digital phase-locked loop frequency synthesizer
    Zhang, BY
    Allen, P
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4: IMAGE AND VIDEO PROCESSING, MULTIMEDIA, AND COMMUNICATIONS, 1999, : 371 - 374
  • [48] High-speed frequency-switching synthesizer using fractional N phase-locked loop
    Adachi, Hisashi
    Kosugi, Hiroaki
    Uwano, Tomoki
    Nakabe, Kohji
    Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi), 1994, 77 (04): : 20 - 28
  • [49] A fully-differential phase-locked loop frequency synthesizer for 60-GHz wireless communication
    况立雪
    池保勇
    陈磊
    贾雯
    王志华
    Journal of Semiconductors, 2014, (12) : 66 - 71
  • [50] A fully-differential phase-locked loop frequency synthesizer for 60-GHz wireless communication
    况立雪
    池保勇
    陈磊
    贾雯
    王志华
    Journal of Semiconductors, 2014, 35 (12) : 66 - 71
12345