Hitless Rate Switching for Dynamically Reconfigurable Optical Systems

被引：6

作者：

Rozental, Valery N. ^{[1
,2
]}

Mello, Darli A. A. ^{[3
]}

机构：

[1] Univ Brasilia UnB, Dept Elect Engn, BR-70910900 Brasilia, DF, Brazil

[2] Ctr Res & Dev Telecommun CPqD, BR-13086902 Campinas, SP, Brazil

[3] Univ Campinas UNICAMP, Sch Elect & Comp Engn, BR-13083970 Campinas, SP, Brazil

来源：

IEEE PHOTONICS JOURNAL | 2015年 / 7卷 / 02期

关键词：

Coherent optical communications; adaptive transponders; power-efficient transmission; DIGITAL-FILTERS; COMPENSATION; NETWORKS;

D O I：

10.1109/JPHOT.2015.2419226

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We propose a set of techniques to enable hitless rate switching for reconfigurable optical systems and validate, by computer simulations, their applicability to NRZ, RZ, and Nyquist pulse shapes. The polarization-multiplexed quadrature phase-shift keying (PM-QPSK) and 16 quadrature amplitude modulation (16QAM) modulation formats are investigated. Error transients that appear during lower-to-higher rate switching are avoided by sufficiently long equalizer training periods. The robustness of the proposed scheme to polarization mode dispersion (PMD) and signal phase noise is also demonstrated.

引用

页数：9

共 50 条

[41] Reconfigurable Computer Architectures for Dynamically Adaptable Avionics Systems
Insaurralde, Carlos
IEEE AEROSPACE AND ELECTRONIC SYSTEMS MAGAZINE, 2015, 30 (09) : 46 - 53
[42] DYNAMICALLY RECONFIGURABLE MULTITRANSPUTER SYSTEMS WITH SERIAL BUS CONTROL
TUDRUJ, MS
MICROPROCESSING AND MICROPROGRAMMING, 1993, 37 (1-5): : 149 - 152
[43] Temporal Partitioning Algorithm for Dynamically Reconfigurable Computing Systems
Ayadi, Ramzi
Ouni, Bouaoui
Mtibaa, Abdellatif
INFORMATICS ENGINEERING AND INFORMATION SCIENCE, PT I, 2011, 251 : 443 - 452
[44] Dynamically reconfigurable hardware for digital controllers in mechatronic systems
Paiz, C
Kettelhoit, B
Klassen, A
Porrmann, M
2005 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS, 2005, : 675 - 680
[45] An integrated partitioning and synthesis technique for dynamically reconfigurable systems
Zhang, XJ
Ng, KW
PROCEEDINGS OF THE FIFTH JOINT CONFERENCE ON INFORMATION SCIENCES, VOLS 1 AND 2, 2000, : 679 - 682
[46] Temporal task partitioning algorithm for dynamically reconfigurable systems
Pan, Xue-Zeng
Sun, Kang
Lu, Kui-Jun
Wang, Ji-Min
Ping, Ling-Di
Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2007, 41 (11): : 1839 - 1844
[47] UML design for dynamically reconfigurable multiprocessor embedded systems
Vidal, Jorgiano
de Lamotte, Florent
Gogniat, Guy
Diguet, Jean-Philippe
Soulard, Philippe
2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1195 - 1200
[48] Hardware Resource Virtualization for Dynamically Partially Reconfigurable Systems
Huang, Chun-Hsian
Hsiung, Pao-Ann
IEEE EMBEDDED SYSTEMS LETTERS, 2009, 1 (01) : 19 - 23
[49] A layer model for systematically designing dynamically reconfigurable systems
Kettelhoit, Boris
Porrmann, Mario
2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 547 - 552
[50] A dynamically reconfigurable communication architecture for multicore embedded systems
Bayar, Salih
Yurdakul, Arda
JOURNAL OF SYSTEMS ARCHITECTURE, 2012, 58 (3-4) : 140 - 159

← 1 2 3 4 5 →