An Optimized and Low-cost FPGA-based DNA Sequence Alignment - A Step towards Personal Genomics

被引:0
|
作者
Shah, Hurmat Ali [1 ]
Hasan, Laiq [2 ]
Ahmad, Nasir [2 ]
机构
[1] UET Peshawar, Dept Comp Syst Engn, Peshawar 2500, Pakistan
[2] Univ Engn & Technol, Dept Comp Syst Engn, Peshawar, Pakistan
关键词
D O I
暂无
中图分类号
R318 [生物医学工程];
学科分类号
0831 ;
摘要
DNA sequence alignment is a cardinal process in computational biology but also is much expensive computationally when performing through traditional computational platforms like CPU. Of many off the shelf platforms explored for speeding up the computation process, FPGA stands as the best candidate due to its performance per dollar spent and performance per watt. These two advantages make FPGA as the most appropriate choice for realizing the aim of personal genomics. The previous implementation of DNA sequence alignment did not take into consideration the price of the device on which optimization was performed. This paper presents optimization over previous FPGA implementation that increases the overall speed-up achieved as well as the price incurred by the platform that was optimized. The optimizations are (1) The array of processing elements is made to run on change in input value and not on clock, so eliminating the need for tight clock synchronization, (2) the implementation is unrestrained by the size of the sequences to be aligned, (3) the waiting time required for the sequences to load to FPGA is reduced to the minimum possible and (4) an efficient method is devised to store the output matrix that make possible to save the diagonal elements to be used in next pass, in parallel with the computation of output matrix. Implemented on Spartan3 FPGA, this implementation achieved 20 times performance improvement in terms of CUPS over GPP implementation.
引用
收藏
页码:2696 / 2699
页数:4
相关论文
共 50 条
  • [41] An enhanced FPGA-based Low-Cost Tester Platform exploiting effective Test Data Compression for SoCs
    Ciganda, L.
    Abate, F.
    Bernardi, P.
    Bruno, M.
    Reorda, M. Sonza
    PROCEEDINGS OF THE 2009 IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2009, : 258 - +
  • [42] A General Low-Cost Fast Hybrid Reconfiguration Architecture for FPGA-Based Self-Adaptive System
    Yao, Rui
    Zhu, Ping
    Du, Junjie
    Wang, Meiqun
    Zhou, Zhaihe
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2018, E101D (03): : 616 - 626
  • [43] A Heterogeneous FPGA-based Accelerator Design for Efficient and Low-cost Point Clouds Deep Learning Inference
    Xu, Jinling
    Wang, Yonggui
    Zhouy, Wenbiao
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2725 - 2729
  • [44] Optimized Face Detection and Alignment for Low-Cost and Low-Power IoT Systems
    Choi, Kyubaik
    Sobelman, Gerald E.
    2020 IEEE INTERNATIONAL CONFERENCE ON INTERNET OF THINGS AND INTELLIGENCE SYSTEM (IOTAIS), 2021, : 129 - 135
  • [45] Design and implementation of a highly parameterised FPGA-Based skeleton for pairwise biological sequence alignment
    Benkrid, Khaled
    Liu, Ying
    Benkrid, Abdsamad
    FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, : 275 - +
  • [46] An FPGA-Based Embedded System for Portable and Cost-Efficient Bio-sensing A Low-Cost Controller for Biomedical Diagnosis
    Lee, Ikho
    Kim, Byungsub
    Lee, Seung-Woo
    Lee, Ki-Young
    Yi, Hyunjung
    2015 IEEE INTERNATIONAL CIRCUITS AND SYSTEMS SYMPOSIUM (ICSYS), 2015, : 1 - 6
  • [47] A low-cost, FPGA based, video streaming server
    Stewart, Graeme
    Renshaw, David
    Riley, Martyn
    2007 3RD SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2007, : 187 - +
  • [48] Low-Cost and Programmable CRC Implementation Based on FPGA
    State Key Laboratory of Integrated Service Networks, Xidian University, Xi'an
    710071, China
    不详
    710100, China
    不详
    710121, China
    不详
    214121, China
    IEEE Trans. Circuits Syst. Express Briefs, 1 (211-215):
  • [49] Low-Cost and Programmable CRC Implementation Based on FPGA
    Liu, Huan
    Qiu, Zhiliang
    Pan, Weitao
    Li, Jun
    Zheng, Ling
    Gao, Ya
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (01) : 211 - 215
  • [50] Initial Alignment for SINS based on Low-cost IMU
    Yi Jiong
    Zhang Lei
    Shu Rong
    Wang Jianyu
    JOURNAL OF COMPUTERS, 2011, 6 (06) : 1080 - 1085