On maximizing the fault coverage for a given test length limit in a synchronous sequential circuit

被引:2
|
作者
Pomeranz, I [1 ]
Reddy, SM [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
D O I
10.1109/VTEST.2003.1197648
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
When storage requirements or limits on test application time do not allow a complete (compact) test set to be used for a circuit, a partial test set that detects as many faults as possible is required. Motivated by this application, we address the following problem. Given a test sequence T of length L for a synchronous sequential circuit and a length M <L, find a test sequence T-S of length at most M such that the fault coverage of T-S is maximal. A similar problem was considered before for combinational and scan circuits, and solved by test ordering. Test ordering is not possible with the single test sequence considered here. We solve this problem by using a vector omission process that allows the length of the sequence T to be reduced while allowing controlled reductions in the number of detected faults. In this way, it is possible to obtain a sequence T-S that has the desired length and a maximal fault coverage.
引用
收藏
页码:173 / 178
页数:6
相关论文
共 28 条
  • [1] On maximizing the fault coverage for a given test length limit in a synchronous sequential circuit
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (09) : 1121 - 1133
  • [2] EXTEST: A method to extend test sequences of synchronous sequential circuits to increase the fault coverage
    Pomeranz, I
    Reddy, SM
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 329 - 335
  • [3] Statistical delay fault coverage estimation for synchronous sequential circuits
    Intel Corp, Folsom, United States
    J Electron Test Theory Appl JETTA, 3 (239-254):
  • [4] Statistical delay fault coverage estimation for synchronous sequential circuits
    Pappu, L
    Bushnell, ML
    Agrawal, VD
    Mandyam-Komar, S
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 12 (03): : 239 - 254
  • [5] Statistical Delay Fault Coverage Estimation for Synchronous Sequential Circuits
    Lakshminarayana Pappu
    Michael L. Bushnell
    Vishwani D. Agrawal
    Srinivas Mandyam-Komar
    Journal of Electronic Testing, 1998, 12 : 239 - 254
  • [6] A test generation approach for non-synchronous sequential circuit
    Wang, H
    Xing, JH
    Yang, SY
    ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 1, 2005, : 475 - 480
  • [7] Test sequences to achieve high defect coverage for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (10) : 1017 - 1029
  • [8] FAULT COVERAGE AND TEST LENGTH ESTIMATION FOR RANDOM PATTERN TESTING
    MAJUMDAR, A
    VRUDHULA, SBK
    IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (02) : 234 - 247
  • [9] Test pattern length required to reach the desired fault coverage
    Hirase, J
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 508 - 508
  • [10] Effects of optimization on length and fault coverage of protocol test sequences
    Chung, A
    Motteler, H
    Sidhu, D
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2000, : 311 - 318