共 50 条
- [31] Utilization of the on-chip L2 cache area in CC-NUMA multiprocessors for applications with a small working set IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (07): : 1617 - 1624
- [33] Two-level directory based compression DCC 2005: DATA COMPRESSION CONFERENCE, PROCEEDINGS, 2005, : 481 - 481
- [34] Performance evaluation of low level multithreaded BLAS kernels on intel processor based cc-NUMA systems HIGH PERFORMANCE COMPUTING, 2003, 2858 : 500 - 510
- [35] A software architecture of two-level parallelization INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-III, PROCEEDINGS, 1997, : 136 - 139
- [36] QUKU: A two-level reconfigurable architecture IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 109 - +
- [37] Two-level tiling for MPSoC architecture 2007 IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, 2007, : 314 - 319
- [40] Computational advantages of a two-level hybrid control architecture PROCEEDINGS OF THE 40TH IEEE CONFERENCE ON DECISION AND CONTROL, VOLS 1-5, 2001, : 358 - 363