PAAD (Partially adaptive and deterministic routing): A deadlock free congestion aware hybrid routing for 2D mesh network-on-chips.

被引:7
|
作者
Manzoor, Misbah [1 ]
Mir, Roohie Naaz [2 ]
Hakim, Najeeb-ud-din [1 ]
机构
[1] Natl Inst Technol Srinagar, Dept Elect & Commun, Srinagar, Jammu & Kashmir, India
[2] Natl Inst Technol Srinagar, Dept Comp Sci & Engn, Srinagar, Jammu & Kashmir, India
关键词
Interconnection network; Routing mechanisms; Deadlock freedom; Congestion; Network On a Chip (NoC); TURN MODEL; ALGORITHM;
D O I
10.1016/j.micpro.2022.104551
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Due to the increase in integrated circuit technology processing, there is intense flooding of transistors on Multiprocessor System-on-chips, making communication a more complex and costly asset. To regulate communication in such a complex environment, Network-on-chip (NoC) came up as a versatile and inflating communication architecture for large SoCs. It tackled various on-chip communication problems and increased performance. It also provided a great power tradeoff for large-scale System-on-chips (SoCs). Routing plays a very vital role in NoCs performance. Routing should not cause any deadlocks in the network as it can degrade the performance. So deadlock-free routing has been and is instill a concern in NoCs. In this paper, we have introduced a novel deadlock-free congestion-aware routing namely PAAD (Partially adaptive and deterministic routing). It is a conjunction of partially adaptive and deterministic routing which switch with each other based on network congestion. Here we have divided a mesh into different diagonal zones and different algorithms are followed in each zone. When there is no congestion, deterministic routing is followed in each zone, and when there is congestion partially adaptive routing is followed. Hence it takes the advantage of both and enhances the overall efficiency. We have compared our model with different algorithms with regard to latency, throughput, and power performance factor for various traffic patterns. The results reveal that our algorithm performs best than the rest.
引用
收藏
页数:11
相关论文
共 50 条
  • [41] An effective design of deadlock-free routing algorithms based on 2D turn model for irregular networks
    Jouraku, Akiya
    Koibuchi, Michihiro
    Amano, Hideharu
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2007, 18 (03) : 320 - 333
  • [42] Design of a Generic Network on Chip Frame work using Wormhole Routing For 2D Mesh
    Sanju, V
    Chiplunkar, Niranjan N.
    Uma, R.
    2009 ANNUAL IEEE INDIA CONFERENCE (INDICON 2009), 2009, : 139 - +
  • [43] A novel routing algorithm for 2D mesh network-on-chip leveraging global information
    Lu, Chao
    Chen, Yunji
    Liu, Shaoli
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2014, 26 (06): : 1007 - 1014
  • [44] Deadlock-Free Routing Algorithm of 2D-Torus Network-on-Chip Based on FPGA
    Li Z.-N.
    Li J.-J.
    Wang J.
    Yang D.
    Dongbei Daxue Xuebao/Journal of Northeastern University, 2021, 42 (01): : 1 - 6
  • [45] Hardware Implementation and Comparison of OE Routing Algorithm with Extended XY Routing Algorithm for 2D Mesh on Network on Chip<bold> </bold>
    Velangi, Radha
    Kerur, S. S.
    MICRO-ELECTRONICS AND TELECOMMUNICATION ENGINEERING, ICMETE 2021, 2022, 373 : 159 - 171
  • [46] A Fault-tolerant Routing Method for 2D-mesh Network-on-Chips Based on Components of a Router
    Jojima, Yoshiki
    Fukushi, Masaru
    2016 IEEE 5TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS, 2016,
  • [47] Dimensional Bubble Flow Control and Fully Adaptive Routing in the 2-D Mesh Network on Chip
    Xiao Canwen
    Zhang Minxuan
    Dou Yong
    Zhao Zhitong
    EUC 2008: PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING, VOL 1, MAIN CONFERENCE, 2008, : 353 - 358
  • [48] Design of a Generic Network on Chip Frame Work for Store & Forward Routing for 2D Mesh Topology
    Sanju, V
    Chiplunkar, Niranjan N.
    Baby, Bini Y.
    2009 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRONIC AND PHOTONIC DEVICES AND SYSTEMS (ELECTRO-2009), 2009, : 104 - +
  • [49] AFRM: Adaptive and Fault-Tolerant Routing Method for 2D Network-on-Chip
    Xie, Ruilian
    Cai, Jueping
    Wang, Peng
    Zhang, Xin
    Wang, Juan
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (12)
  • [50] Deadlock-Free Fully Adaptive Routing in 2-Dimensional Tori Based on New Virtual Network Partitioning Scheme
    Xiang, Dong
    Pan, Yi
    Wang, Qi
    Chen, Zhen
    28TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2008, : 454 - +