A novel area efficient floating field limiting ring edge termination technique

被引:19
|
作者
De Souza, MM
Bose, JVSC
Narayanan, EMS
Pease, TJ
Ensell, G
Humphreys, J
机构
[1] De Montfort Univ, SER Ctr, Emerging Technol Res Ctr, Leicester LE1 9BH, Leics, England
[2] Univ Southampton Highfields, Ctr Microelect, Southampton, Hants, England
基金
英国工程与自然科学研究理事会;
关键词
D O I
10.1016/S0038-1101(00)00077-0
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a floating ring edge termination structure using minimally sized lightly doped p-rings is proposed. A novel embodiment of the structure involves placement of shallow p(+)-regions offset from the centre of each of the p-well rings to reduce peak electric field at the surface and to reduce sensitivity to oxide interface charges. The structures have been fabricated using an advanced, 2 kV MOS-bipolar process technology. A close match between the simulated and experimental results validates the proposed structure. (C) 2000 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:1381 / 1386
页数:6
相关论文
共 50 条
  • [31] Area-Efficient Early-Termination Technique for Belief-Propagation Polar Decoders
    Choi, Soyeon
    Yoo, Hoyoung
    ELECTRONICS, 2019, 8 (09)
  • [32] Floating field ring technique applied to enhance fill factor of Silicon Photomultiplier elementary cell
    Maresca, L.
    De Laurentis, M.
    Riccio, M.
    Irace, A.
    Breglio, G.
    PHOTON COUNTING APPLICATIONS, QUANTUM OPTICS, AND QUANTUM INFORMATION TRANSFER AND PROCESSING III, 2011, 8072
  • [33] A Novel Sloped Field Plate-Enhanced Ultra-Short Edge Termination Structure
    Yang, Wentao
    Feng, Hao
    Fang, Xiangming
    Onozawa, Yuichi
    Tanaka, Hiroyuki
    Sin, Johnny K. O.
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (04) : 471 - 473
  • [34] ONE-DIMENSIONAL APPROACH FOR FLOATING FIELD LIMITING RING ENHANCED HIGH-VOLTAGE POWER TRANSISTOR DESIGN
    LIU, BD
    SUNE, CT
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 66 (06) : 891 - 899
  • [35] Edge Termination with Enhanced Field-Limiting Rings Insensitive to Surface Charge for High-Voltage SiC Power Devices
    Hirao T.
    Onose H.
    Yasui K.
    Mori M.
    IEEE Transactions on Electron Devices, 2020, 67 (07) : 2850 - 2853
  • [36] Trench Field Plate Engineering for High Efficient Edge Termination of 1200 V-class SiC Devices
    Liu, Yong
    Yang, Wentao
    Feng, Hao
    Onozawa, Yuichi
    Wakimoto, Setsuko
    Fujishima, Naoto
    Sin, Johnny K. O.
    2019 31ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2019, : 143 - 146
  • [37] An Innovative and Efficient Approach for Field-Limiting Ring Design of Power Devices Based on Deep Neural Networks
    Li, Jingyu
    Zhao, Haoyue
    Yuan, Hao
    Du, Fengyu
    Wang, Zixi
    Tang, Xiaoyan
    Song, Qingwen
    Zhang, Yuming
    IEEE ELECTRON DEVICE LETTERS, 2024, 45 (03) : 488 - 491
  • [38] Buried field rings - A novel edge termination method for 4H-SiC high voltage devices
    Mihaila, A
    Udrea, F
    Godignon, P
    Trajkovic, T
    Brezeanu, G
    Rusu, A
    Rebollo, J
    Millan, J
    CAS: 2002 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2001, : 245 - 248
  • [39] Novel buried field rings edge termination for 4H-SiC high-voltage devices
    Mihaila, A
    Udrea, F
    Godignon, P
    Trajkovic, T
    Brezeanu, G
    Rebollo, J
    Millan, J
    SILICON CARBIDE AND RELATED MATERIALS - 2002, 2002, 433-4 : 891 - 894
  • [40] Area efficient and high-speed Galois field multiplier for mobile edge computing devices
    Babu N.S.
    Santosh G.H.
    Tommandru S.R.C.H.M.
    Kumar M.S.
    International Journal of Vehicle Information and Communication Systems, 2022, 7 (02): : 133 - 145