Fast and scalable lock methods for video coding on many-core architecture

被引:3
|
作者
Xu, Weizhi [2 ,6 ]
Yu, Hui [3 ]
Lu, Dianjie [4 ]
Song, Fenglong [2 ]
Wang, Da [2 ]
Ye, Xiaochun [2 ]
Pei, Songwei [5 ]
Fan, Dongrui [2 ]
Xie, Hongtao [1 ]
机构
[1] Chinese Acad Sci, Inst Informat Engn, Natl Engn Lab Informat Secur Technol, Beijing, Peoples R China
[2] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
[3] Chinese Acad Sci, Inst Comp Technol, Key Lab Intelligent Informat Proc, Beijing, Peoples R China
[4] Shandong Normal Univ, Sch Informat Sci & Engn, Jinan, Peoples R China
[5] Beijing Univ Chem Technol, Dept Comp Sci & Technol, Beijing 100029, Peoples R China
[6] Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing, Peoples R China
关键词
Many-core; Hardware lock; Centralized lock; Distributed lock; Micro-benchmarks; Godson-T; Software lock; Single-core processor; SHARED-MEMORY MULTIPROCESSORS; HIGHLY PARALLEL FRAMEWORK; DEBLOCKING FILTER; HEVC; SYNCHRONIZATION; ALGORITHMS; PROCESSOR; PLATFORM;
D O I
10.1016/j.jvcir.2014.06.009
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Many-core processors are good candidates for speeding up video coding because the parallelism of these applications can be exploited more efficiently by the many-core architecture. Lock methods are important for many-core architecture to ensure correct execution of the program and communication between threads on chip. The efficiency of lock method is critical to overall performance of chipped many-core processor. In this paper, we propose two types of hardware locks for on-chip many-core architecture, a centralized lock and a distributed lock. First, we design the architectures of centralized lock and distributed lock to implement the two hardware lock methods. Then, we evaluate the performance of the two hardware locks and a software lock by quantitative evaluation micro-benchmarks on a many-core processor simulator Godson-T. The experimental results show that the locks with dedicated hardware support have higher performance than the software lock, and the distributed hardware lock is more scalable than the centralized hardware lock. (C) 2014 Elsevier Inc. All rights reserved.
引用
收藏
页码:1758 / 1762
页数:5
相关论文
共 50 条
  • [21] Cuckoo Directory: A Scalable Directory for Many-Core Systems
    Ferdman, Michael
    Lotfi-Kamran, Pejman
    Balet, Ken
    Falsafi, Babak
    2011 IEEE 17TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2011, : 169 - 180
  • [22] Performance of a Hardware Scheduler for Many-Core Architecture
    Avron, Itai
    Ginosar, Ran
    2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, : 151 - 160
  • [23] Scalable Dynamic Task Scheduling on Adaptive Many-Core
    Venkataramani, Vanchinathan
    Pathania, Anuj
    Shafique, Muhammad
    Mitra, Tulika
    Henkel, Joerg
    2018 IEEE 12TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2018), 2018, : 168 - 175
  • [24] Efficient and Scalable Barrier Synchronization for Many-Core CMPs
    Abellan, Jose L.
    Fernandez, Juan
    Acacio, Manuel E.
    PROCEEDINGS OF THE 2010 COMPUTING FRONTIERS CONFERENCE (CF 2010), 2010, : 73 - 74
  • [25] Scalable Parallel Flash Firmware for Many-core Architectures
    Zhang, Jie
    Kwon, Miryeong
    Swift, Michael
    Jung, Myoungsoo
    PROCEEDINGS OF THE 18TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, 2020, : 121 - 136
  • [26] Design of A Scalable Many-Core Processor for Embedded Applications
    Chien, Hsiao-Wei
    Lai, Jyun-Long
    Wu, Chao-Chieh
    Huang, Chih-Tsun
    Hsu, Ting-Shuo
    Liou, Jing-Jia
    2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 24 - 25
  • [27] Stash Directory: A Scalable Directory for Many-Core Coherence
    Demetriades, Socrates
    Cho, Sangyeun
    2014 20TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA-20), 2014, : 177 - 188
  • [28] Fast Data Delivery for Many-Core Processors
    Bakhshalipour, Mohammad
    Lotfi-Kamran, Pejman
    Mazloumi, Abbas
    Samandi, Farid
    Naderan-Tahan, Mahmood
    Modarressi, Mehdi
    Sarbazi-Azad, Hamid
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (10) : 1416 - 1429
  • [29] Fast Convolution Operations on Many-Core Architectures
    Li, Shigang
    Zhang, Yunquan
    Xiang, Chunyang
    Shi, Lei
    2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 316 - 323
  • [30] A Fast and Scalable Fault Injection Framework to Evaluate Multi/Many-core Soft Error Reliability
    Rosa, Felipe
    Kastensmidt, Fernanda
    Reis, Ricardo
    Ost, Luciano
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2015, : 211 - 214