Fast and scalable lock methods for video coding on many-core architecture

被引:3
|
作者
Xu, Weizhi [2 ,6 ]
Yu, Hui [3 ]
Lu, Dianjie [4 ]
Song, Fenglong [2 ]
Wang, Da [2 ]
Ye, Xiaochun [2 ]
Pei, Songwei [5 ]
Fan, Dongrui [2 ]
Xie, Hongtao [1 ]
机构
[1] Chinese Acad Sci, Inst Informat Engn, Natl Engn Lab Informat Secur Technol, Beijing, Peoples R China
[2] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
[3] Chinese Acad Sci, Inst Comp Technol, Key Lab Intelligent Informat Proc, Beijing, Peoples R China
[4] Shandong Normal Univ, Sch Informat Sci & Engn, Jinan, Peoples R China
[5] Beijing Univ Chem Technol, Dept Comp Sci & Technol, Beijing 100029, Peoples R China
[6] Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing, Peoples R China
关键词
Many-core; Hardware lock; Centralized lock; Distributed lock; Micro-benchmarks; Godson-T; Software lock; Single-core processor; SHARED-MEMORY MULTIPROCESSORS; HIGHLY PARALLEL FRAMEWORK; DEBLOCKING FILTER; HEVC; SYNCHRONIZATION; ALGORITHMS; PROCESSOR; PLATFORM;
D O I
10.1016/j.jvcir.2014.06.009
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Many-core processors are good candidates for speeding up video coding because the parallelism of these applications can be exploited more efficiently by the many-core architecture. Lock methods are important for many-core architecture to ensure correct execution of the program and communication between threads on chip. The efficiency of lock method is critical to overall performance of chipped many-core processor. In this paper, we propose two types of hardware locks for on-chip many-core architecture, a centralized lock and a distributed lock. First, we design the architectures of centralized lock and distributed lock to implement the two hardware lock methods. Then, we evaluate the performance of the two hardware locks and a software lock by quantitative evaluation micro-benchmarks on a many-core processor simulator Godson-T. The experimental results show that the locks with dedicated hardware support have higher performance than the software lock, and the distributed hardware lock is more scalable than the centralized hardware lock. (C) 2014 Elsevier Inc. All rights reserved.
引用
收藏
页码:1758 / 1762
页数:5
相关论文
共 50 条
  • [1] Fast and scalable lock methods for video coding on many-core architecture (vol 25, pg 1758, 2014)
    Xu, Weizhi
    Yu, Hui
    Lu, Dianjie
    Song, Fenglong
    Wang, Da
    Ye, Xiaochun
    Pei, Songwei
    Fan, Dongrui
    Xie, Hongtao
    JOURNAL OF VISUAL COMMUNICATION AND IMAGE REPRESENTATION, 2015, 27 : 57 - 57
  • [2] Fast and scalable lock methods for video coding on many-core architecture (vol 25, pg 1758, 2014)
    Xu, Weizhi
    Yu, Hui
    Lu, Dianjie
    Song, Fenglong
    Wang, Da
    Ye, Xiaochun
    Pei, Songwei
    Fan, Dongrui
    Xie, Hongtao
    JOURNAL OF VISUAL COMMUNICATION AND IMAGE REPRESENTATION, 2015, 26 : 350 - 350
  • [3] Deploying Scalable and Secure Secret Sharing with GPU Many-Core Architecture
    Chen, Su
    Bai, Ling
    Chen, Yi
    Jiang, Hai
    Li, Kuan-Ching
    2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 1360 - 1369
  • [4] Fast and scalable quantum computing simulation on multi-core and many-core platforms
    Armin Ahmadzadeh
    Hamid Sarbazi-Azad
    Quantum Information Processing, 22
  • [5] Fast and scalable quantum computing simulation on multi-core and many-core platforms
    Ahmadzadeh, Armin
    Sarbazi-Azad, Hamid
    QUANTUM INFORMATION PROCESSING, 2023, 22 (05)
  • [6] A Fast and Scalable Graph Coloring Algorithm for Multi-core and Many-core Architectures
    Rokos, Georgios
    Gorman, Gerard
    Kelly, Paul H. J.
    EURO-PAR 2015: PARALLEL PROCESSING, 2015, 9233 : 414 - 425
  • [7] Software Architecture of High Efficiency Video Coding for Many-Core Systems with Power-Efficient Workload Balancing
    Khan, Muhammad Usman Karim
    Shafique, Muhammad
    Henkel, Joerg
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [8] TornadoNoC: A Lightweight and Scalable On-Chip Network Architecture for the Many-Core Era
    Lee, Junghee
    Nicopoulos, Chrysostomos
    Lee, Hyung Gyu
    Kim, Jongman
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2013, 10 (04)
  • [9] A Scalable Parallel Architecture Based on Many-Core Processors for Generating HTTP Traffic
    Wang, Xinheng
    Xu, Chuan
    Jin, Wenqiang
    Wang, Jiajie
    Wang, Qianyun
    Zhao, Guofeng
    APPLIED SCIENCES-BASEL, 2017, 7 (02):
  • [10] Real-time high-resolution downsampling algorithm on many-core processor for spatially scalable video coding
    Buhari, Adamu Muhammad
    Ling, Huo-Chong
    Baskaran, Vishnu Monn
    Wong, KokSheik
    JOURNAL OF ELECTRONIC IMAGING, 2015, 24 (01)