A Novel High Latch-Up Immunity Electrostatic Discharge Protection Device for Power Rail in High-Voltage ICs

被引：3

作者：

Zhang, Chunwei ^{[1
]}

Liu, Siyang ^{[1
]}

Xu, Kaikai ^{[2
]}

Wei, Jiaxing ^{[1
]}

Ye, Ran ^{[1
]}

Sun, Weifeng ^{[1
]}

Su, Wei ^{[3
]}

Zhang, Aijun ^{[3
]}

Ma, Shulang ^{[3
]}

Lin, Feng ^{[3
]}

Sun, Guipeng ^{[3
]}

机构：

[1] Southeast Univ, Natl Engn Res Ctr ASIC, Nanjing 210096, Jiangsu, Peoples R China

[2] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Peoples R China

[3] CSMC Technol Corp, Wuxi 214000, Peoples R China

来源：

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY | 2016年 / 16卷 / 02期

基金：

中国博士后科学基金;

关键词：

Electrostatic discharge; high voltage; holding voltage; latch-up immunity; power rail;

D O I：

10.1109/TDMR.2016.2544350

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this letter, a novel high latch-up immunity electrostatic discharge protection device that can be equivalent to a PNP-type bipolar junction transistor (BJT) and a series-connected Zener diode is proposed. For the proposed device, the emitter of its BJT is formed by Zener implantation instead of conventional P-plus. In this way, the high latch-up immunity can be achieved by the Zener implantation dose and window designing. Meanwhile, the proposed device exhibits excellent voltage clamp capability and 2.2 times large second breakdown current as a generally used diode.

引用

页码：266 / 268

页数：3

共 50 条

[1] A gate-controllable high-voltage SCR device with high performance in ESD protection and latch-up immunity
Chien, Tuo-Hsin
Hsu, Klaus Y-J.
ISPSD 08: PROCEEDINGS OF THE 20TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2008, : 131 - 132
[2] A gate-controllable high-voltage SCR device with high performance in ESD protection and latch-up immunity
Chien, Tuo-Hsin
Hsu, Klaus Y-J.
2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 629 - 630
[3] Measurement on Snapback Holding Voltage of High-Voltage LDMOS for Latch-up Consideration
Chen, Wen-Yi
Ker, Ming-Dou
Huang, Yeh-Jen
Jou, Yeh-Ning
Lin, Geeng-Lih
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 61 - +
[4] TC-LIGBTs on the Thin SoI Layer for the High Voltage Monolithic ICs With High Current Density and Latch-Up Immunity
Zhu, Jing
Sun, Weifeng
Dai, Weinan
Zhang, Long
Lu, Shenli
Shi, Longxi
Yi, Yangbo
Zhang, Sen
Su, Wei
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (11) : 3814 - 3820
[5] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
Pan Hongwei
Liu Siyang
Sun Weifeng
JOURNAL OF SEMICONDUCTORS, 2013, 34 (01)
[6] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
潘红伟
刘斯扬
孙伟锋
Journal of Semiconductors, 2013, (01) : 53 - 57
[7] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
潘红伟
刘斯扬
孙伟锋
Journal of Semiconductors, 2013, 34 (01) : 53 - 57
[8] High Voltage Thick SOI-LIGBT with High Current Density and Latch-up Immunity
Zhu, Jing
Sun, Weifeng
Zhang, Long
Du, Yicheng
Yu, Hui
Huang, Keqin
Gu, Yan
Zhang, Sen
Su, Wei
2015 IEEE 27TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & IC'S (ISPSD), 2015, : 169 - 172
[9] No-Snapback Silicon-Controlled Rectifier for Electrostatic Discharge Protection of High-Voltage ICs
Wang, Zhixin
Klebanov, Maxim
Cooper, Richard B.
Liang, Wei
Courtney, Sebastian
Liou, Juin J.
IEEE ELECTRON DEVICE LETTERS, 2015, 36 (11) : 1121 - 1123
[10] Electrostatic Discharge Protection Design for High-Voltage Programming Pin in Fully-Silicided CMOS ICs
Ker, Ming-Dou
Chen, Wen-Yi
Shieh, Wuu-Trong
Wei, I-Ju
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (02) : 537 - 545

← 1 2 3 4 5 →