TC-LIGBTs on the Thin SoI Layer for the High Voltage Monolithic ICs With High Current Density and Latch-Up Immunity

被引:11
|
作者
Zhu, Jing [1 ]
Sun, Weifeng [1 ]
Dai, Weinan [1 ]
Zhang, Long [1 ]
Lu, Shenli [1 ]
Shi, Longxi [1 ]
Yi, Yangbo [2 ]
Zhang, Sen [3 ]
Su, Wei [3 ]
机构
[1] Southeast Univ, Natl ASIC Syst Engn Res Ctr, Nanjing 210018, Jiangsu, Peoples R China
[2] Chipown Microelect Technol Corp, Wuxi 214061, Peoples R China
[3] CSMC Technol Corp, Wuxi 214061, Peoples R China
关键词
Current density; latch-up immunity; lateral insulated-gate bipolar transistor (LIGBT); silicon on insulator (SoI); CAPABILITY; IGBT;
D O I
10.1109/TED.2014.2357795
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new 700 V tridimensional channel-lateral insulated-gate bipolar transistor (TC-LIGBT) structure on 1.5-mu m-thin silicon on insulator (SoI) layer is presented in detail in this paper. There are numerous separated p-body cells located in the emitter region of the investigated TC-LIGBT, which can increase the efficient channel width, enhance electron injection, and attain a large current capability. By optimizing the doping of the middle doped n-type region between the adjacent p-body cells, a large current density of 568 A/cm(2) at V-GE = 10 V, V-CE = 20 V can be achieved, which has an improvement of 118% compared with the conventional SoI-LIGBT structure on the same thin SoI layer. To improve the latch-up capability, a highly doped p-buried layer has also been formed underneath the emitter region using 450-keV high-energy ion implantation. In this way, the proposed new TC-LIGBT can achieve almost the same latch-up immunity capability as with the conventional SoI-LIGBT structure.
引用
收藏
页码:3814 / 3820
页数:7
相关论文
共 50 条
  • [1] High Voltage Thick SOI-LIGBT with High Current Density and Latch-up Immunity
    Zhu, Jing
    Sun, Weifeng
    Zhang, Long
    Du, Yicheng
    Yu, Hui
    Huang, Keqin
    Gu, Yan
    Zhang, Sen
    Su, Wei
    2015 IEEE 27TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & IC'S (ISPSD), 2015, : 169 - 172
  • [2] ESD robustness concern for SOI-LIGBTs with typical latch-up immunity structures
    Ye, Ran
    Liu, Siyang
    Sun, Weifeng
    Hou, Bo
    SOLID-STATE ELECTRONICS, 2017, 137 : 6 - 9
  • [3] A Novel High Latch-Up Immunity Electrostatic Discharge Protection Device for Power Rail in High-Voltage ICs
    Zhang, Chunwei
    Liu, Siyang
    Xu, Kaikai
    Wei, Jiaxing
    Ye, Ran
    Sun, Weifeng
    Su, Wei
    Zhang, Aijun
    Ma, Shulang
    Lin, Feng
    Sun, Guipeng
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2016, 16 (02) : 266 - 268
  • [4] Effect of Double Epitaxial Layer on the Latch-Up Immunity in High-Power Devices
    Nam, Minwoo
    Kwon, Soon Hyeong
    Choi, Eunmi
    Kim, Areum
    Paik, Taejong
    Pyo, Sung Gyu
    SCIENCE OF ADVANCED MATERIALS, 2018, 10 (04) : 476 - 479
  • [5] Low On-state Voltage and Latch-up Immunity Thin SOI LIGBT with Multi-Segmented Trench Gates
    Yang, Chao
    Luo, Xiaorong
    Sun, Tao
    Ouyang, Dongfa
    Zhang, Anbang
    Li, Zhaoji
    Zhang, Bo
    2019 31ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2019, : 367 - 370
  • [6] IMPROVEMENT OF CMOS LATCH-UP IMMUNITY USING A HIGH-ENERGY IMPLANTED BURIED LAYER
    LIN, HY
    TING, CH
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS, 1989, 37-8 : 960 - 964
  • [7] A gate-controllable high-voltage SCR device with high performance in ESD protection and latch-up immunity
    Chien, Tuo-Hsin
    Hsu, Klaus Y-J.
    ISPSD 08: PROCEEDINGS OF THE 20TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2008, : 131 - 132
  • [8] A gate-controllable high-voltage SCR device with high performance in ESD protection and latch-up immunity
    Chien, Tuo-Hsin
    Hsu, Klaus Y-J.
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 629 - 630
  • [9] Using Schottky Barrier Diode to Improve Latch-Up Immunity for CMOS ICs Operating With Negative Voltage Sources
    Chang, Rong-Kun
    Ker, Ming-Dou
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (03) : 395 - 397
  • [10] Measurement on Snapback Holding Voltage of High-Voltage LDMOS for Latch-up Consideration
    Chen, Wen-Yi
    Ker, Ming-Dou
    Huang, Yeh-Jen
    Jou, Yeh-Ning
    Lin, Geeng-Lih
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 61 - +