Ultra-thin decoupled plasma nitridation (DPN) oxynitride gate dielectric for 80-nm advanced technology

被引:35
|
作者
Tseng, HH [1 ]
Jeon, Y
Abramowitz, P
Luo, TY
Hebert, L
Lee, JJ
Jiang, J
Tobin, PJ
Yeap, GCF
Moosa, M
Alvis, J
Anderson, SGH
Cave, N
Chua, TC
Hegedus, A
Miner, G
Jeon, J
Sultan, A
机构
[1] Motorola Inc, Adv Prod Res & Dev Lab, DigitalDNA Labs, Austin, TX 78721 USA
[2] AMAT, Santa Clara, CA 95054 USA
[3] Adv Micro Devices Inc, Sunnyvale, CA 94088 USA
关键词
decoupled plasma nitridation; gate dielectric; gate leakage; pMOSFET; reliability; transconductance;
D O I
10.1109/LED.2002.805758
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Balancing gate leakage reduction, device performance, and gate dielectric reliability is a major challenge for oxynitride used as a gate dielectric for advanced technology. As compared to RTONO oxynitride, pMOSFET threshold voltage shift and transconductance degradation have been problematic for devices using remote plasma nitridation (RPN) or decoupled plasma nitridation (DPN) process due to non-optimal nitrogen profile in the film. In this paper, we report that the nitrogen profile of DPN gate dielectric can be engineered primarily,by tuning the plasma pressure after optimizing other DPN process parameters to solve these problems. An EOT of 15 Angstrom (23-Angstrom NMOS CETinv) DPN oxynitride is demonstrated to have an acceptable pMOS Vt, comparable transconductance, significantly (similar to30x) longer pMOS time-to-breakdown reliability for packaged devices, and 5 x gate leakage reduction relative to a high quality RTONO used in industry. The high quality ultrathin DPN film is fabricated in a commercially available system, which is compatible with standard CMOS processing technology. These encouraging results make high-pressure DPN oxynitride an attractive gate dielectric candidate for 80-nm advanced technology and beyond.
引用
收藏
页码:704 / 706
页数:3
相关论文
共 33 条
  • [21] Inelastic Electron Tunneling Spectroscopy (IETS) Study of Ultra-thin Gate Dielectrics for Advanced CMOS Technology
    Ma, T. P.
    SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 11, 2011, 35 (04): : 545 - 561
  • [22] 80 nm poly-silicon gated n-FETs with ultra-thin Al2O3 gate dielectric for ULSI applications
    Buchanan, DA
    Gusev, EP
    Cartier, E
    Okorn-Schmidt, H
    Rim, K
    Gribelyuk, MA
    Mocuta, A
    Ajmera, A
    Copel, M
    Guha, S
    Bojarczuk, N
    Callegari, A
    D'Emic, C
    Kozlowski, P
    Chan, K
    Fleming, RJ
    Jamison, PC
    Brown, J
    Arndt, R
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 223 - 226
  • [23] Reliability degradation of ultra-thin oxynitride and Al2O3 gate dielectric films owing to heavy-ion irradiation
    Choi, BK
    Fleetwood, DM
    Massengill, LW
    Schrimpf, RD
    Galloway, KF
    Shaneyfelt, MR
    Meisenheimer, TL
    Dodd, PE
    Schwank, JR
    Lee, YM
    Johnson, RS
    Lucovsky, G
    ELECTRONICS LETTERS, 2002, 38 (04) : 157 - 158
  • [24] Improved thermal stability and device performance of ultra-thin (EOT<10Å) gate dielectric MOSFETs by using hafnium oxynitride (HfOxNy)
    Kang, CS
    Cho, HJ
    Onishi, K
    Choi, R
    Nieh, R
    Goplan, S
    Krishnan, S
    Lee, JC
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 146 - 147
  • [25] An ultra-thin silicon nitride gate dielectric with oxygen-enriched interface (OI-SiN) for CMOS with EOT of 0.9 nm and beyond
    Tsujikawa, S
    Mine, T
    Shimamoto, Y
    Tonomura, O
    Tsuchiya, R
    Ohnishi, K
    Hamamura, H
    Torii, K
    Onai, T
    Yugami, J
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 202 - 203
  • [26] A new low thermal budget approach to interface nitridation for ultra-thin silicon dioxide gate dielectrics by combined plasma-assisted and rapid thermal processing
    Niimi, H
    Yang, HY
    Lucovsky, G
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY, 1998, 449 : 273 - 277
  • [27] Wave-mechanical study of gate tunneling leakage reduction in ultra-thin (<2 nm) dielectric MOS and H-MOS devices
    Cassan, E
    Dollfus, P
    Galdin, S
    JOURNAL OF NON-CRYSTALLINE SOLIDS, 2001, 280 (1-3) : 63 - 68
  • [28] High quality ultra-thin TiO2/Si3N4 gate dielectric for giga scale MOS technology
    Guo, X
    Ma, TP
    Tamagawa, T
    Halpern, BL
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 377 - 380
  • [29] Improvement of gate dielectric reliability for p plus poly MOS devices using remote PECVD top nitride deposition ultra-thin (2.4-6 nm) gate oxides
    Wu, Y
    Lucovsky, G
    MICROELECTRONICS RELIABILITY, 1999, 39 (03) : 365 - 372
  • [30] Parasitic bipolar impact in 32 nm undoped channel Ultra-Thin BOX (UTBOX) and biased Ground Plane FDSOI high-k/metal gate technology
    Fenouillet-Beranger, C.
    Perreau, P.
    Boulenc, P.
    Tosti, L.
    Barnola, S.
    Andrieu, F.
    Weber, O.
    Beneyton, R.
    Perrot, C.
    de Buttet, C.
    Abbate, F.
    Campidelli, Y.
    Pinzelli, L.
    Gouraud, P.
    Margain, A.
    Peru, S.
    Bourdelle, K. K.
    Nguyen, B. Y.
    Boedt, F.
    Poiroux, T.
    Faynot, O.
    Skotnicki, T.
    Boeuf, F.
    SOLID-STATE ELECTRONICS, 2012, 74 : 32 - 37