共 50 条
- [43] Yield analysis and process modeling of low cost, high throughput flip chip assembly based on no-flow underfill materials IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2001, 24 (02): : 123 - 135
- [45] SMT compatible no-flow underfill for solder bumped flip chip on low-cost substrates JOURNAL OF ELECTRONICS MANUFACTURING, 1998, 8 (3-4): : 151 - 164
- [46] Study of the fluxing agent effects on the properties of no-flow underfill materials for flip-chip applications 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 117 - 124
- [47] Study of the fluxing agent effects on the properties of no-flow underfill materials for flip-chip applications IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 1999, 22 (02): : 141 - 151
- [48] Comprehensive analysis of a larger die, copper pillar bump flip chip package with no-flow underfill PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 575 - 578
- [49] Characterization and modeling of hygroscopic swelling and its impact on failures of a flip chip package with no-flow underfill PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 561 - 568
- [50] VOID-FREE UNDERFILL ENCAPSULATION FOR FLIP CHIP HIGH VOLTAGE LED PACKAGING 2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,