Near void free hybrid no-flow underfill flip chip process technology

被引:7
|
作者
Colella, M [1 ]
Baldwin, D [1 ]
机构
[1] Georgia Inst Technol, George W Woodruff Sch Mech Engn, Adv Assembly Proc Technol AdAPT Lab, Atlanta, GA 30332 USA
关键词
no-flow underfill; area array; flip chip; process optimization; void free; electronics packaging;
D O I
10.1109/ECTC.2004.1319426
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a systematic development of optimal no flow process underfill parameters compatible with four commercially available fluxing underfills. A novel hybrid process was developed that combines a capillary flow dynamic with no-flow fluxing underfills. The impact of the dispensing pattern on void formation is determined. Experiments are conducted to investigate the dispense pattern, placement speed and the impact of the placement process on interconnect yield further investigating the dispense pattern, placement force, and dwell time. A dispensed line pattern location and chip placement study is conducted to determine how voiding is affected by the position of the dispensed line in relation to the side of the die. The results of these experimental studies are used to select an optimal placement process for the materials. Reflow profile parameters are investigated using a parametric approach. The results of these initial studies are used to choose an optimal process for the materials. Test boards are assembled according to the optimal process for each material, and air to air thermal cycle, AATC, thermal cycling test is performed to qualify the assemblies. The newly developed edge patterned hybrid no-flow process has resulted in near void-free assemblies capable of passing 2000 cycles without an electrical failure for the -40 to 125 degreesC AATC reliability test.
引用
收藏
页码:780 / 788
页数:9
相关论文
共 50 条
  • [41] Vacuum effect on the void formation of the molded underfill process in flip chip packaging
    Guo, Xue-Ru
    Young, Wen-Bin
    MICROELECTRONICS RELIABILITY, 2015, 55 (3-4) : 613 - 622
  • [42] Underfill Flow in Flip-Chip Encapsulation Process: A Review
    Ng, Fei Chong
    Abas, Mohamad Aizat
    JOURNAL OF ELECTRONIC PACKAGING, 2022, 144 (01)
  • [43] Yield analysis and process modeling of low cost, high throughput flip chip assembly based on no-flow underfill materials
    Thorpe, R
    Baldwin, DF
    Smith, B
    McGovern, L
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2001, 24 (02): : 123 - 135
  • [44] Resin flow characteristics of underfill process on flip chip encapsulation
    Shen, YK
    Ju, CM
    Shie, YJ
    Chien, HW
    INTERNATIONAL COMMUNICATIONS IN HEAT AND MASS TRANSFER, 2004, 31 (08) : 1075 - 1084
  • [45] SMT compatible no-flow underfill for solder bumped flip chip on low-cost substrates
    Lau, JH
    Chang, C
    Ouyang, C
    JOURNAL OF ELECTRONICS MANUFACTURING, 1998, 8 (3-4): : 151 - 164
  • [46] Study of the fluxing agent effects on the properties of no-flow underfill materials for flip-chip applications
    Shi, SH
    Wong, CP
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 117 - 124
  • [47] Study of the fluxing agent effects on the properties of no-flow underfill materials for flip-chip applications
    Shi, SH
    Wong, CP
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 1999, 22 (02): : 141 - 151
  • [48] Comprehensive analysis of a larger die, copper pillar bump flip chip package with no-flow underfill
    Zhang, XW
    Pinjala, D
    Iyer, MK
    Chew, G
    Ma, ZH
    Tan, TT
    Chew, J
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 575 - 578
  • [49] Characterization and modeling of hygroscopic swelling and its impact on failures of a flip chip package with no-flow underfill
    Zhou, J
    Tee, TY
    Zhang, XR
    Luan, JE
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 561 - 568
  • [50] VOID-FREE UNDERFILL ENCAPSULATION FOR FLIP CHIP HIGH VOLTAGE LED PACKAGING
    Shang, Andrew W.
    Qiu, Xing
    Lo, Jeffery C. C.
    Lee, S. W. Ricky
    Le, Fred F.
    2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,