Power supply circuits for ultralow-power subthreshold CMOS smart sensor LSIs

被引：0
|
作者：
Hirose, Tetsuya [1 ]
Asai, Tetsuya [1 ]
Amemiya, Yoshihito [1 ]
机构：
[1] Hokkaido Univ, Dept Elect Engn, Kita 14,Nishi 9, Sapporo, Hokkaido 0600814, Japan
来源：
2006 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1 AND 2 | 2006年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
A low-voltage power supply circuit was developed for micropower CMOS LS1 applications, with microwatt smart-sensor LSIs being the specific focus. The circuit consists of a switched-capacitor voltage converter and a series regulator. The switched converter lowers battery voltage by 1.5-3 V to a low voltage of 0.5-0.7 V that drives the series regulator, and the series regulator provides LS1 logic gates with a power voltage of 0.4-0.6 V such that the logic gates operate at a subthreshold region. The switched converter lowered the -voltage of a 1.5-V battery to 0.68 V in a sample circuit designed to produce a supply voltage of 0.6 V, and the series regulator lowered it further to 0.6 V. The power efficiency of the switched converter is 83 %, and the total efficiency is 73 % with a 13-mu A output current.
引用
收藏
页码：513 / +
页数：2
相关论文
共 50 条
  • [21] WiseNET: An ultralow-power wireless sensor network solution
    Enz, CC
    El-Hoiydi, A
    Decotignie, JD
    Peiris, V
    COMPUTER, 2004, 37 (08) : 62 - +
  • [22] WiseNET - An ultralow-power solution for wireless sensor networks
    Enz, CC
    El-Hoiydi, A
    Decotignie, JD
    Porret, AS
    Melly, T
    Peiris, V
    ANALOG CIRCUIT DESIGN: SENSOR AND ACTUATOR INTERFACE ELECTRONICS, INTEGRATED HIGH-VOLTAGE ELECTRONICS AND POWER MANAGEMENT, LOW-POWER AND HIGH-RESOLUTION ADC'S, 2004, : 91 - 122
  • [23] An Ultralow-Power PPG Sensor With Adaptive Predictive Sampling
    Ebrahimi, Zobair
    Gosselin, Benoit
    IEEE SENSORS JOURNAL, 2024, 24 (09) : 14137 - 14150
  • [24] DATA-DEPENDENT LOGIC SWING INTERNAL BUS ARCHITECTURE FOR ULTRALOW-POWER LSIS
    HIRAKI, M
    KOJIMA, H
    AKAZAWA, T
    HATANO, Y
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (04) : 397 - 402
  • [25] DATA-DEPENDENT LOGIC SWING INTERNAL BUS ARCHITECTURE FOR ULTRALOW-POWER LSIS
    HIRAKI, M
    KOJIMA, H
    MISAWA, H
    AKAZAWA, T
    HATANO, Y
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (06) : 645 - 650
  • [26] Device and Circuit Design Challenges in the Digital Subthreshold Region for Ultralow-Power Applications
    Vaddi, Ramesh
    Dasgupta, S.
    Agarwal, R. P.
    VLSI DESIGN, 2009,
  • [27] Ultralow-power SRAM technology
    Mann, R.W. (rmann@us.ibm.com), 1600, IBM Corporation (47): : 5 - 6
  • [28] Computing with subthreshold leakage: Device/circuit/architecture co-design for ultralow-power subthreshold operation
    Raychowdhury, A
    Paul, BC
    Bhunia, S
    Roy, K
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (11) : 1213 - 1224
  • [29] Device and Circuit Co-Design Robustness Studies in the Subthreshold Logic for Ultralow-Power Applications for 32 nm CMOS
    Vaddi, Ramesh
    Dasgupta, S.
    Agarwal, R. P.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (03) : 654 - 664
  • [30] Design of Ultralow-Power Sensor Readout Circuits Through Adaptive Biasing for Gas Monitoring With Chemiresistive Sensors
    Puyol, Rafael
    Walewyns, Thomas
    Francis, Laurent A.
    Flandre, Denis
    IEEE SENSORS JOURNAL, 2023, 23 (22) : 27468 - 27477
12345