A Training-Efficient Hybrid-Structured Deep Neural Network With Reconfigurable Memristive Synapses

被引:28
|
作者
Bai, Kangjun [1 ]
An, Qiyuan [1 ]
Liu, Lingjia [1 ]
Yi, Yang [1 ]
机构
[1] Virginia Tech, Dept Elect & Comp Engn, Blacksburg, VA 24061 USA
关键词
Chaotic time-series forecasting; deep neural network (DNN); delay feedback system; hybrid neural network; image classification; memristor; reservoir computing; speech recognition; CHIP; PROCESSOR; FEEDBACK;
D O I
10.1109/TVLSI.2019.2942267
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The continued success in the development of neuromorphic computing has immensely pushed today's artificial intelligence forward. Deep neural networks (DNNs), a brainlike machine learning architecture, rely on the intensive vector-matrix computation with extraordinary performance in data-extensive applications. Recently, the nonvolatile memory (NVM) crossbar array uniquely has unvailed its intrinsic vector-matrix computation with parallel computing capability in neural network designs. In this article, we design and fabricate a hybrid-structured DNN (hybrid-DNN), combining both depth-in-space (spatial) and depth-in-time (temporal) deep learning characteristics. Our hybrid-DNN employs memristive synapses working in a hierarchical information processing fashion and delay-based spiking neural network (SNN) modules as the readout layer. Our fabricated prototype in 130-nm CMOS technology along with experimental results demonstrates its high computing parallelism and energy efficiency with low hardware implementation cost, making the designed system a candidate for low-power embedded applications. From chaotic time-series forecasting benchmarks, our hybrid-DNN exhibits 1.16x- 13.77 x reduction on the prediction error compared to the state-of-the-art DNN designs. Moreover, our hybrid-DNN records 99.03% and 99.63% testing accuracy on the handwritten digit classification and the spoken digit recognition tasks, respectively.
引用
收藏
页码:62 / 75
页数:14
相关论文
共 50 条
  • [21] Accelerating Deep Neural Network In-Situ Training With Non-Volatile and Volatile Memory Based Hybrid Precision Synapses
    Luo, Yandong
    Yu, Shimeng
    IEEE TRANSACTIONS ON COMPUTERS, 2020, 69 (08) : 1113 - 1127
  • [22] Deep-DFR: A Memristive Deep Delayed Feedback Reservoir Computing System with Hybrid Neural Network Topology
    Bai, Kangjun
    An, Qiyuan
    Yi, Yang
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [23] Chameleon: A Generalized Reconfigurable Open-Source Architecture for Deep Neural Network Training
    Isakov, Mihailo
    Ehret, Alan
    Kinsy, Michel
    2018 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2018,
  • [24] Enhanced read resolution in reconfigurable memristive synapses for Spiking Neural Networks (vol 14, 8897, 2024)
    Das, Hritom
    Schuman, Catherine
    Chakraborty, Nishith N.
    Rose, Garrett S.
    SCIENTIFIC REPORTS, 2024, 14 (01):
  • [25] EPMC: efficient parallel memory compression in deep neural network training
    Zailong Chen
    Shenghong Yang
    Chubo Liu
    Yikun Hu
    Kenli Li
    Keqin Li
    Neural Computing and Applications, 2022, 34 : 757 - 769
  • [26] CMOS mixed digital analog reconfigurable neural network with Gaussian synapses
    Al-Zeftawi, AN
    Abd El-Fattah, KM
    Shanan, HN
    Kamel, TS
    MELECON 2000: INFORMATION TECHNOLOGY AND ELECTROTECHNOLOGY FOR THE MEDITERRANEAN COUNTRIES, VOLS 1-3, PROCEEDINGS, 2000, : 1198 - 1201
  • [27] Challenges in Energy-Efficient Deep Neural Network Training with FPGA
    Tao, Yudong
    Ma, Rui
    Shyu, Mei-Ling
    Chen, Shu-Ching
    2020 IEEE/CVF CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION WORKSHOPS (CVPRW 2020), 2020, : 1602 - 1611
  • [28] EPMC: efficient parallel memory compression in deep neural network training
    Chen, Zailong
    Yang, Shenghong
    Liu, Chubo
    Hu, Yikun
    Li, Kenli
    Li, Keqin
    NEURAL COMPUTING & APPLICATIONS, 2022, 34 (01): : 757 - 769
  • [29] Heterogeneous Neurons and Plastic Synapses in a Reconfigurable Cortical Neural Network IC
    Wijekoon, Jayawan H. B.
    Dudek, Piotr
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2417 - 2420
  • [30] A new class of Hopfield neural network with double memristive synapses and its DSP implementation
    Ma, Tao
    Mou, Jun
    Yan, Huizhen
    Cao, Yinghong
    EUROPEAN PHYSICAL JOURNAL PLUS, 2022, 137 (10):