A versatile signal processor and control system for AESA radar

被引：0
|
作者：
Nalecz, Marek [1 ]
Rytel-Andrianik, Rafal [1 ]
Rupniewski, Marek [1 ]
Kulpa, Krzysztof [1 ]
Misiurewicz, Jacek [1 ]
Czekala, Zbigniew [2 ]
Brenner, Tadeusz [2 ]
机构：
[1] Warsaw Univ Technol, Inst Elect Syst, Warsaw, Poland
[2] PIT RADWAR SA, Warsaw, Poland
来源：
2016 IEEE INTERNATIONAL SYMPOSIUM ON PHASED ARRAY SYSTEMS AND TECHNOLOGY (PAST) | 2016年
关键词：
active electronically scanned array; radar signal processor; MIMO radar; cognitive radar control; computational complexity; PHASED-ARRAY;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The paper presents a concept of a versatile signal processor designed for a modern, active electronically scanned array (AESA) radar. The flexibility of the design is high enough to support most advanced modes of operation, including multiple-input multiple-output (MIMO) modes and cognitive radar control, reacting in real time to changing air situations. The required signal processing power calculations are provided together with hardware solutions meeting high computational power and low latency requirements.
引用
收藏
页数：7
相关论文
共 50 条
  • [31] AESA Radar Development at Lincoln Lab
    Conway, David
    EURAD 2020 THE 17TH EUROPEAN RADAR CONFERENCE, 2021,
  • [32] THE SIGNAL PROCESSOR SYSTEM FOR THE NASA DUAL-FREQUENCY DUAL-POLARIZED DOPPLER RADAR
    Mishra, Kumar Vijay
    Chandrasekar, V.
    Cuong Nguyen
    Vega, Manuel
    2012 IEEE INTERNATIONAL GEOSCIENCE AND REMOTE SENSING SYMPOSIUM (IGARSS), 2012, : 4774 - 4777
  • [33] Boeing Picks Raytheon For AESA Radar Systems
    不详
    MICROWAVES & RF, 2012, 51 (10) : S10 - S10
  • [34] A DIGITAL SIGNAL PROCESSOR FOR ANEMOMETER CONTROL
    STEINHILBER, R
    WAGNER, PM
    EXPERIMENTS IN FLUIDS, 1994, 17 (05) : 302 - 306
  • [35] Digital Signal Processor and Energy Control
    Nishikori, Yutaka
    Nakamura, Yoshimichi
    Matsuo, Hirofumi
    INTELEC 09 - 31ST INTERNATIONAL TELECOMMUNICATIONS ENERGY CONFERENCE, 2009, : 319 - 323
  • [36] New receiver and signal processor for the CSU-CHILL radar
    Colorado State Univ, Fort Collins, United States
    Conf Radar Meteorol, (256-258):
  • [37] Hardware/software codesign of a scalable embedded radar signal processor
    Buenzli, C
    Owen, L
    Rose, F
    VHDL INTERNATIONAL USERS' FORUM, PROCEEDINGS, 1997, : 200 - 208
  • [38] A High Performance Digital Signal Processor for Monopulse Tracking Radar
    Pang, Long
    Mao, Feng-bo
    Xie, Yi-zhuang
    Chen, He
    PROCEEDINGS OF 2016 IEEE 13TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING (ICSP 2016), 2016, : 1485 - 1488
  • [39] A digital signal processor for high range resolution tracking radar
    Wang, F
    Long, T
    Gao, MG
    2002 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I AND II, 2002, : 1441 - 1444
  • [40] Application of FPGA and CPLD in the radar-signal sorting processor
    Cai, J.
    Gao, J.-M.
    Zhao, J.-M.
    Xi Tong Gong Cheng Yu Dian Zi Ji Shu/Systems Engineering and Electronics, 2001, 23 (10): : 22 - 24
12345