A Case Study in Formal Verification Using Multiple Explicit Heaps

被引:0
|
作者
Mostowski, Wojciech [1 ]
机构
[1] Univ Twente, Formal Methods & Tools, Enschede, Netherlands
来源
FORMAL TECHNIQUES FOR DISTRIBUTED SYSTEMS, FMOODS/FORTE 2013 | 2013年 / 7892卷
基金
欧洲研究理事会;
关键词
DYNAMIC FRAMES; !text type='JAVA']JAVA[!/text; CARD;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In the context of the KeY program verifier and the associated Dynamic Logic for Java we discuss the first instance of applying a generalised approach to the treatment of memory heaps in verification. Namely, we allow verified programs to simultaneously modify several different, but possibly location sharing, heaps. In this paper we detail this approach using the Java Card atomic transactions mechanism, the modelling of which requires two heaps to be considered simultaneously - the basic and the transaction backup heap. Other scenarios where multiple heaps emerge are verification of real-time Java programs, verification of distributed systems, modelling of multi-core systems, or modelling of permissions in concurrent reasoning that we currently investigate for KeY. On the implementation side, we modified the KeY verifier to provide a general framework for dealing with multiple heaps, and we used that framework to implement the formalisation of Java Card atomic transactions. Commonly, a formal specification language, such as JML, hides the notion of the heap from the user. In our approach the heap becomes a first class parameter (yet transparent in the default verification scenarios) also on the level of specifications.
引用
收藏
页码:20 / 34
页数:15
相关论文
共 50 条
  • [31] Formal Verification of Curved Flight Collision Avoidance Maneuvers: A Case Study
    Platzer, Andre
    Clarke, Edmund M.
    FM 2009: FORMAL METHODS, PROCEEDINGS, 2009, 5850 : 547 - 562
  • [32] Formal verification of system level designs: A GSM Vocoder case study
    Al Sammane, Ghiath
    Mohamed, Otmane Ait
    2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 1413 - 1416
  • [33] Formal verification of translation validators - A case study on instruction scheduling optimizations
    Tristan, Jean-Baptiste
    Leroy, Xavier
    ACM SIGPLAN NOTICES, 2008, 43 (01) : 17 - 27
  • [34] HELIX: A Case Study of a Formal Verification of High Performance Program Generation
    Zaliva, Vadim
    Franchetti, Franz
    FHPC'18: PROCEEDINGS OF THE 7TH ACM SIGPLAN INTERNATIONAL WORKSHOP ON FUNCTIONAL HIGH-PERFORMANCE COMPUTING, 2018, : 1 - 9
  • [35] Formal verification and validation with DEVS-Suite: OSPF Case study
    Zengin, Ahmet
    Ozturk, Muhammed Maruf
    SIMULATION MODELLING PRACTICE AND THEORY, 2012, 29 : 193 - 206
  • [36] Polynomial Formal Verification of a Processor: A RISC-V Case Study
    Weingarten, Lennart
    Mahzoon, Alireza
    Goli, Mehran
    Drechsler, Rolf
    2023 24TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED, 2023, : 41 - 47
  • [37] Formal Verification of Translation Validators A Case Study on Instruction Scheduling Optimizations
    Tristan, Jean-Baptiste
    Leroy, Xavier
    POPL'08: PROCEEDINGS OF THE 35TH ANNUAL ACM SIGPLAN-SIGACT SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, 2008, : 17 - 27
  • [38] Applying formal verification to the AAMP5 microprocessor: A case study in the industrial use of formal methods
    Srivas, MK
    Miller, SP
    FORMAL METHODS IN SYSTEM DESIGN, 1996, 8 (02) : 153 - 188
  • [39] Formal verification of ASMs using MDGs
    Gawanmeh, A.
    Tahar, S.
    Winter, K.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (1-2) : 15 - 34
  • [40] From practical CASE to formal verification: Software engineering using Java']Java
    Clayton, PG
    Stiles, GS
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, PROCEEDINGS, 1999, : 81 - 87