An Analytical Approach for Estimation of Single Event Transients

被引:0
|
作者
Suseelan, Surya [1 ]
Mohan, Pooja S. [1 ]
机构
[1] Sree Buddha Coll Engn, Elect & Commun Dept, Pattoor, Alappuzha, India
来源
IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGICAL TRENDS IN COMPUTING, COMMUNICATIONS AND ELECTRICAL ENGINEERING (ICETT) | 2016年
关键词
Cube based EPP analysis; Field programmable gate array; multiple event transients; ordering; path construction; propagation rules; UPSET;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Transient faults are a matter of increasing concern as advanced technologies scales to smaller and smaller feature technologies. Transient errors are random faults of the hardware, which also called as soft errors. Single Event Transients (SETs) are major part of the error events which will continue to grow in the next technology nodes and affect the system functionality. Varieties of electronic products are coming into market and most of them are incorporated with large memory components, which will lead to an increase in error rates. This paper presents a very fast and accurate technique to estimate the soft error rate of digital circuits in the occurrence of Single Event Transients (SETs). Analytical approach is implemented in the proposed method to estimate the total failure rate probability along different paths in a design which includes node error rate and error propagation error rate. Paper computed the probability that a hit at any gate has an impact in the desired function of the model and is implemented using path construction, topological sorting and propagation rules. Experiment on a circuit and comparison of the results with cube based error propagation probability(EPP) analysis showed that the proposed method shows more accurate evaluation in error rate estimation of a designed model. Implementation of the proposed system helps the designers to examine the gate-level designs and also provide detailed individual contribution of each gate that are vulnerable to soft errors.
引用
收藏
页数:8
相关论文
共 50 条
  • [41] Effectiveness of the layout approach in mitigating single event transients in 65-nm bulk CMOS process
    Li, Tiehu
    Yang, Yintang
    Li, Liang
    Liu, Jia
    Zhang, Junan
    IEICE ELECTRONICS EXPRESS, 2018, 15 (13):
  • [42] In-Circuit Mitigation Approach of Single Event Transients for 45nm Flip-Flops
    Azimi, Sarah
    De Sio, Corrado
    Sterpone, Luca
    2020 26TH IEEE INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2020), 2020,
  • [43] Supervised Deep Learning and Classification of Single-Event Transients
    Peyton, T.
    Carpenter, J. L.
    Camp, S.
    Fadul, M.
    Dean, B.
    Reising, D. R.
    Loveless, T. D.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2023, 70 (08) : 1740 - 1746
  • [44] DOUBLE-PULSE-SINGLE-EVENT TRANSIENTS IN COMBINATIONAL LOGIC
    Ahlbin, J. R.
    Loveless, T. D.
    Ball, D. R.
    Bhuva, B. L.
    Witulski, A. F.
    Massengill, L. W.
    Gadlage, M. J.
    2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
  • [45] SINGLE EVENT INDUCED TRANSIENTS IN I/O DEVICES - A CHARACTERIZATION
    NEWBERRY, DM
    KAYE, DH
    SOLI, GA
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1990, 37 (06) : 1974 - 1980
  • [46] Total dose and single event transients in linear voltage regulators
    Kelly, Andrew T.
    Adell, Philippe C.
    Witulski, Arthur R.
    Holman, W. Timothy
    Schrimpf, Ronald D.
    Pouget, Vincent
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (04) : 1327 - 1334
  • [47] Single-event transients in high-speed comparators
    Johnston, AH
    Miyahira, TF
    Edmonds, LD
    Irom, F
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2002, 49 (06) : 3082 - 3089
  • [48] Investigation of Single-Event Transients in Linear Voltage Regulators
    Irom, Farokh
    Miyahira, Tetsuo F.
    Adel, Philippe C.
    Laird, Jamie S.
    Conder, Brandon
    Pouget, Vincent
    Essely, Fabien
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2008, 55 (06) : 3352 - 3359
  • [49] Design Sensitivity of Single Event Transients in Scaled Logic Circuits
    Velamala, Jyothi
    LiVolsi, Robert
    Torres, Myra
    Cao, Yu
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 694 - 699
  • [50] Modeling and verification of single event transients in deep submicron technologies
    Gadlage, MJ
    Schrimpf, RD
    Benedetto, JM
    Eaton, PH
    Turflinger, TL
    2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 673 - 674