共 50 条
- [41] Effectiveness of the layout approach in mitigating single event transients in 65-nm bulk CMOS process IEICE ELECTRONICS EXPRESS, 2018, 15 (13):
- [42] In-Circuit Mitigation Approach of Single Event Transients for 45nm Flip-Flops 2020 26TH IEEE INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2020), 2020,
- [44] DOUBLE-PULSE-SINGLE-EVENT TRANSIENTS IN COMBINATIONAL LOGIC 2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
- [49] Design Sensitivity of Single Event Transients in Scaled Logic Circuits PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 694 - 699
- [50] Modeling and verification of single event transients in deep submicron technologies 2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 673 - 674