A 5-Gbit/s CMOS optical receiver frontend

被引：0
|
作者：
Beaudoin, F [1 ]
El-Gamal, MN [1 ]
机构：
[1] McGill Univ, Montreal, PQ H3A 2A7, Canada
来源：
2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
An optical receiver frontend achieving a 5-Gbls bit-rate was realized in a 0.18mum CMOS process. The preamplifier has a measured gain of 58.7dBOmega, an input-referred current noise of 13 pA/rootHz, and uses a constant-k filter to extend the bandwidth. The TIA is followed by a chain of amplification stages with passive offset control. The receiver operates from a 1.8V power supply, while dissipating only 47mW (97mW with the complete test circuitry and buffers). The circuit is housed in a standard CFP24 package.
引用
收藏
页码：168 / 171
页数：4
相关论文
共 50 条
  • [1] A 2.5-Gbit/s CMOS optical receiver frontend
    Mitran, P
    Beaudoin, F
    El-Gamal, MN
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 441 - 444
  • [2] A 5-Gbit/s CMOS Optical Receiver With Integrated Spatially Modulated Light Detector and Equalization
    Kao, Tony Shuo-Chun
    Musa, Faisal A.
    Carusone, Anthony Chan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (11) : 2844 - 2857
  • [3] 5 mW, Gbit/s silicon on sapphire CMOS optical receiver
    Apsel, A
    Andreou, AG
    ELECTRONICS LETTERS, 2001, 37 (19) : 1186 - 1188
  • [4] A 53-Gbit/s Optical Receiver Frontend With 0.65 pJ/bit in 28-nm Bulk-CMOS
    Szilagyi, Laszlo
    Pliva, Jan
    Henker, Ronny
    Schoeniger, David
    Turkiewicz, Jaroslaw P.
    Ellinger, Frank
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (03) : 845 - 855
  • [5] CLOCK RECOVERY FOR A 5-GBIT/S FIBEROPTIC SYSTEM
    BENTLAND, B
    BERGMAN, LA
    TELL, R
    ENG, ST
    ELECTRONICS LETTERS, 1982, 18 (13) : 547 - 548
  • [6] 1.25 Gbit/s CMOS common-gate preamplifier for optical receiver
    Tian, Jun
    Wang, Zhigong
    Liang, Bangli
    Feng, Jun
    Hu, Yan
    Zhang, Li
    Xiong, Mingzhen
    Shi, Yi
    Zheng, Youdou
    Dongnan Daxue Xuebao (Ziran Kexue Ban)/Journal of Southeast University (Natural Science Edition), 2004, 34 (05): : 574 - 577
  • [7] 5-GBIT/S SI INTEGRATED REGENERATIVE DEMULTIPLEXER AND DECISION CIRCUIT
    CLAWIN, D
    LANGMANN, U
    SCHREIBER, HU
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (03) : 385 - 389
  • [8] 49 mW 5 Gbit/s CMOS receiver for 60 GHz impulse radio
    Oncu, A.
    Fujishima, M.
    ELECTRONICS LETTERS, 2009, 45 (17) : 889 - U46
  • [9] POLARIZATION SCRAMBLING IN 5-GBIT/S 8100 KM EDFA BASED SYSTEM
    LETELLIER, V
    BASSIER, G
    MARMIER, P
    MORIN, R
    UHEL, R
    ARTUR, J
    ELECTRONICS LETTERS, 1994, 30 (07) : 589 - 590
  • [10] 20-25 Gbit/s low-power inductor-less single-chip optical receiver and transmitter frontend in 28 nm digital CMOS
    Szilagyi, Laszlo
    Belfiore, Guido
    Henker, Ronny
    Ellinger, Frank
    INTERNATIONAL JOURNAL OF MICROWAVE AND WIRELESS TECHNOLOGIES, 2017, 9 (08) : 1667 - 1677
12345