A High-Throughput LDPC Decoder Based on GPUs for 5G New Radio

被引:0
|
作者
Li, Rongchun [1 ]
Zhou, Xin [1 ]
Pan, Hengyue [1 ]
Su, Huayou [1 ]
Dou, Yong [1 ]
机构
[1] Natl Univ Def Technol, Natl Key Lab Parallel & Distribut Proc, Changsha, Hunan, Peoples R China
基金
中国国家自然科学基金;
关键词
LDPC; 5G New Radio; GPU; SDR;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a GPU-based QC-LDPC decoder for 5G New Radio(NR). Different from existing LDPC decoders based on GPUs, our decoder achieves high throughput when decoding LDPC codes with high code rates. Moreover, we implement the shortening and puncturing techniques which are exploited by 5G NR. The decoding algorithm Min-Sum approximation algorithm(MSA) is optimized to implement efficient parallel decoding on the GPU. In order to save the on-chip and the off-chip bandwidth, we propose the two-level quantization scheme and implement data packing on the GPU. We also analyse the optimum thread assignment for different code rates based on our implementation. By using the optimum settings on the GPU, the decoding throughput achieves 1.38 Gbps in the case of (2080, 1760), r=5/6 on Nvidia RTX 2080Ti.
引用
收藏
页码:364 / 370
页数:7
相关论文
共 50 条
  • [21] High-Throughput Non-Binary LDPC Decoder Based on Aggressive Overlap Scheduling
    Choi, Injun
    Kim, Ji-Hoon
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (07) : 1937 - 1948
  • [22] A Flexible FPGA-Based Stochastic Decoder for 5G LDPC Codes
    Tera, Sivarama Prasad
    Alantattil, Rajesh
    Paily, Roy
    Barkalov, Alexander
    ELECTRONICS, 2023, 12 (24)
  • [23] A High-Throughput QC-LDPC Decoder for Near Earth Application
    Li, Shixian
    Zhang, Qichen
    Chen, Yun
    Zeng, Xiaoyang
    2018 IEEE 23RD INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2018,
  • [24] 3D EXIT Charts for Analyzing the 5G 3GPP New Radio LDPC Decoder
    Shao, Shuai
    Zhang, Yangyishi
    Maunder, Robert G.
    Hanzo, Lajos
    IEEE ACCESS, 2020, 8 : 188797 - 188812
  • [25] A High-Throughput LDPC Decoder Architecture for High-Rate WPAN Systems
    Baek, Kyung-Il
    Lee, Hanho
    Choi, Chang-Seok
    Kim, Sangmin
    Sobelman, Gerald E.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1311 - 1314
  • [26] Design of a High-Throughput QC-LDPC Decoder With TDMP Scheduling
    Zhao, Ming
    Zhang, Xiaolin
    Zhao, Ling
    Lee, Chen
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (01) : 56 - 60
  • [27] FPGA implementation of a high-throughput memory-efficient LDPC decoder
    School of Electronic Engineering, Xidian Univ., Xi'an 710071, China
    不详
    Xi'an Dianzi Keji Daxue Xuebao, 2008, 3 (427-432):
  • [28] A Study Into High-Throughput Decoder Architectures For High-Rate LDPC Codes
    Ueng, Yeong-Luh
    Cheng, Chung-Chao
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 347 - 350
  • [29] Design of high-Throughput QC-LDPC Decoder for WiMAX standard
    Heidari, Tahere
    Jannesari, Abumoslem
    2013 21ST IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2013,
  • [30] High-Throughput Low-Power LDPC Decoder and Code Design
    Henige, Thomas
    Abu-Surra, Shadi
    Pisek, Eran
    2011 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE (GLOBECOM 2011), 2011,