An Interconnection Architecture for Integrate and Fire Neuromorphic Multi-Chip Networks

被引：6

作者：

Sargeni, Fausto ^{[1
]}

Bonaiuto, Vincenzo ^{[1
]}

机构：

[1] Univ Roma Tor Vergata, Dept Elect Engn, Rome, Italy

来源：

2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 2009年

关键词：

D O I：

10.1109/MWSCAS.2009.5235906

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

The availability of large neuromorphic electronic systems can represent a really useful tool to deeply and effectively investigate on innovative, "bio-inspired", computational paradigms. Among the others, one of the main obstacles in implementation of large networks is represented by the limited silicon area available on a chip that requires further efforts to design interconnected architectures. A particular strategy to reduce the I/O analogue pins well suited for neuromorphic multi chip architecture will be presented.

引用

页码：877 / 880

页数：4

共 50 条

[21] Novel interconnection technology for heterogeneous integration of MEMS-LSI multi-chip module
Lee, Kang-Wook
Koyanagi, Mitsumasa
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2010, 16 (03): : 441 - 447
[22] An automatic channel test scheme for multi-chip stacked package with inductively coupled interconnection
Cui, Yang
Yang, Zhuo
Xiong, Jie
Cai, Wenwen
Gao, Hao
Zou, Wei
Zhang, Li
IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS, EDAPS 2023, 2023,
[23] Multi-scale lens design for the global multi-chip FAST-Net interconnection module
Milojkovic, P
Christensen, MP
Haney, MW
LEOS 2001: 14TH ANNUAL MEETING OF THE IEEE LASERS & ELECTRO-OPTICS SOCIETY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 814 - 815
[24] A dedicated multi-chip programmable system for cellular neural networks
Salerno, M
Sargeni, F
Bonaiuto, V
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 18 (2-3) : 277 - 288
[25] A Distributed Stream Multiplexing Architecture for Multi-Chip Configuration beyond HDTV
Onishi, Takayuki
Nakamura, Ken
Yoshitome, Takeshi
Naganuma, Jiro
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (12): : 2862 - 2867
[26] A Dedicated Multi-Chip Programmable System for Cellular Neural Networks
Mario Salerno
Fausto Sargeni
Vincenzo Bonaiuto
Analog Integrated Circuits and Signal Processing, 1999, 18 : 277 - 288
[27] Dedicated multi-chip programmable system for cellular neural networks
Univ of Rome `Tor Vergata', Rome, Italy
Analog Integr Circuits Signal Process, 2 (277-288):
[28] Multi-chip RFID Grids
Marrocco, Gaetano
Caizzone, Stefano
2011 IEEE INTERNATIONAL SYMPOSIUM ON ANTENNAS AND PROPAGATION (APSURSI), 2011, : 1085 - 1088
[29] Distributed inductance and resistance parameter extraction of 2D multi-chip module interconnection
Tsinghua Univ, Beijing, China
Qinghua Daxue Xuebao, 4 (49-52):
[30] PowerPC multi-chip packages
不详
AMERICAN CERAMIC SOCIETY BULLETIN, 2003, 82 (03): : 19 - 19

← 1 2 3 4 5 →