Fully-depleted SOI-MOSFET model for circuit simulation and its application to 1/f noise analysis

被引:0
|
作者
Sadachika, N [1 ]
Uetsuji, Y [1 ]
Kitamaru, D [1 ]
Mattausch, HJ [1 ]
Miura-Mattausch, M [1 ]
Weiss, L [1 ]
Feldmann, U [1 ]
Baba, S [1 ]
机构
[1] Hiroshima Univ, Grad Sch Adv Sci Matter, Higashihiroshima 7398530, Japan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have developed a fully-depleted SOI-MOSFET model HiSIM-SOI for circuit simulation by solving the potential distribution along all three important SOI-surfaces self-consistently. Besides comparison to measured I-V data, the model is verified with l If noise analysis, sensitive to the carrier concentration and distribution along the channel. The carrier concentration increase, due to confinement of the silicon layer, results in enhanced 1/f noise in comparison with the bulk-MOSFET. Our results show that further reduction of the silicon-layer thickness for achieving higher driving capability will cause unavoidable enhancement of the noise.
引用
收藏
页码:255 / 258
页数:4
相关论文
共 50 条
  • [21] A physics-based short-channel SOI MOSFET model for fully-depleted single drain and LDD devices
    Chyau, CG
    Jang, SL
    Sheu, CJ
    SOLID-STATE ELECTRONICS, 2000, 44 (03) : 487 - 499
  • [22] On the 1/f noise in 0.15 μm fully depleted SOI/MOS transistors
    Haendler, S.
    Jomaah, J.
    Balestra, F.
    FLUCTUATION AND NOISE LETTERS, 2002, 2 (03): : L253 - L256
  • [23] Analysis and simulation of lateral PIN photodiode gated by transparent electrode fabricated on fully-depleted SOI film
    Xie Hai-qing
    Zeng Yun
    Zeng Jian-ping
    Wang Tai-hong
    JOURNAL OF CENTRAL SOUTH UNIVERSITY OF TECHNOLOGY, 2011, 18 (03): : 744 - 748
  • [24] Simulation analysis of the bipolar amplification in fully-depleted SOI technologies under heavy-ion irradiations
    Castellani-Coulié, K
    Munteanu, D
    Ferlet-Cavrois, V
    Autran, JL
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2005, 52 (05) : 1474 - 1479
  • [25] Analysis and simulation of lateral PIN photodiode gated by transparent electrode fabricated on fully-depleted SOI film
    Hai-qing Xie
    Yun Zeng
    Jian-ping Zeng
    Tai-hong Wang
    Journal of Central South University, 2011, 18 : 744 - 748
  • [26] Analysis and simulation of lateral PIN photodiode gated by transparent electrode fabricated on fully-depleted SOI film
    谢海情
    曾云
    曾健平
    王太宏
    JournalofCentralSouthUniversityofTechnology, 2011, 18 (03) : 744 - 748
  • [27] Completely surface-potential-based compact model of the-fully depleted SOI-MOSFET including short-channel effects
    Sadachika, Norio
    Kitamaru, Daisuke
    Uetsuji, Yasuhito
    Navarro, Dondee
    Yusoff, Marmee Mohd
    Ezaki, Tatsuya
    Mattausch, Hans Juergen
    Miura-Mattausch, Mitiko
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) : 2017 - 2024
  • [28] 1/f Noise Measurements of Bonded SOS and Epi SOS Fully-Depleted MOSFETs to 10 MHz
    Chen, L-W
    Roach, J. W.
    Rotella, F. M.
    2011 IEEE INTERNATIONAL SOI CONFERENCE, 2011,
  • [29] Simulation analysis of thick film fully depleted SOI MOSFET implemented by anti-doped silicon island
    Yang, Sheng-Qi
    He, Jin
    Huang, Ru
    Zhang, Xing
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2002, 30 (11): : 1605 - 1608
  • [30] Two-dimensional analytical subthreshold model and optimal scaling of fully-depleted SOI MOSFET down to 0.1 mu m channel length
    Pidin, S
    Koyanagi, M
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3B): : 1497 - 1504