Solder joint crack propagation analysis of wafer-level chip scale package on printed circuit board assemblies

被引：12
|
作者：
Lau, J [1 ]
Chang, C [1 ]
Lee, SWR [1 ]
机构：
[1] Express Packaging Syst Inc, Palo Alto, CA 94303 USA
来源：
50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS | 2000年
关键词：
D O I：
10.1109/ECTC.2000.853386
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The solder-joint reliability of a low-cast wafer-level chip scale package (WLCSP) on printed circuit board (PCB) under thermal fatigue is studied. The solder joints are subjected to thermal cycling and their crack lengths at different thermal cycles are measured. Also, the stress intensity factors at the crack tip of different crack lengths in the corner solder joint are determined by fracture mechanics with finite element method. Furthermore, an empirical equation for predicting the thermal-fatigue life of flip chip solder joints is proposed.
引用
收藏
页码：1360 / 1368
页数：3
相关论文
共 50 条
  • [21] Wafer level chip scale packaging - solder joint reliability
    Nguyen, L.
    Kelkar, N.
    Kao, T.
    Prabhu, A.
    Takiar, H.
    International Journal of Microcircuits and Electronic Packaging, 21 (04): : 367 - 373
  • [22] Prediction of Electromigration Induced Voids and Time to Failure for Solder Joint of a Wafer Level Chip Scale Package
    Liu, Yong
    Zhang, Yuanxing
    Liang, Lihua
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2010, 33 (03): : 544 - 552
  • [23] Influences of packaging materials on the solder joint reliability of chip scale package assemblies
    Wilde, J
    Cheng, ZN
    Wang, GZ
    INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 1999, : 144 - 149
  • [24] Solder Joint Fatigue Life Prediction in Large Size and Low Cost Wafer-Level Chip Scale Packages
    Hsieh, Ming-Che
    Tzeng, Su-Lan
    2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 496 - 501
  • [25] Wafer-Level Assembly of Physics Package for Chip-Scale Atomic Clocks
    Guo, Ping
    Meng, Hongling
    Dan, Lin
    Zhao, Jianye
    IEEE SENSORS JOURNAL, 2022, 22 (07) : 6387 - 6398
  • [26] Fabrication and Characterization of a Novel Wafer-level Chip Scale Package for MEMS Devices
    Cao, Yuhan
    Luo, Le
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 5 - 8
  • [27] Nonlinear fracture mechanics analysis of wafer level chip scale package solder joints with cracks
    Lau, JH
    Pan, SH
    Chang, C
    2000 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2000, 4339 : 857 - 865
  • [28] Solder Joint Reliability Modeling by Sequential Artificial Neural Network for Glass Wafer Level Chip Scale Package
    Yuan, Cadmus C. A.
    Lee, Chang-Chi
    IEEE ACCESS, 2020, 8 : 143494 - 143501
  • [29] Reliability modeling of lead free solder joints in wafer-level chip scale packages
    Zhao, Jie-Hua
    Gupta, Vikas
    Lohia, Alok
    Edwards, Darvin
    IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, 2007, : 351 - 358
  • [30] Effect of temperature on the drop reliability of wafer-level chip scale packaged electronics assemblies
    Mattila, T. T.
    James, R. J.
    Nguyen, L.
    Kivilahti, J. K.
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 940 - +
12345