Reconfiguring arrays with faults .1. Worst-case faults

被引:13
|
作者
Cole, RJ
Maggs, BM
Sitaraman, RK
机构
[1] CARNEGIE MELLON UNIV, SCH COMP SCI, PITTSBURGH, PA 15213 USA
[2] UNIV MASSACHUSETTS, DEPT COMP SCI, AMHERST, MA 01003 USA
关键词
fault tolerance; array-based network; mesh network; network emulation;
D O I
10.1137/S0097539793255011
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper we study the ability of array-based networks to tolerate worst-case faults. We show that an N x N tyro-dimensional array can sustain N1-epsilon worst-case faults, for any fixed epsilon > 0, and still emulate T steps of a fully functioning N x N array in O(T + N) steps, i.e., with only constant slowdown. Previously, it was known only that an array could tolerate a constant number of faults with constant slowdown. We also show that if faulty nodes are allowed to communicate, but not compute, then an N-node one-dimensional array can tolerate log(k) N worst-case faults, for any constant k > 0, and still emulate a fault-free array with constant slowdown, and this bound is tight.
引用
收藏
页码:1581 / 1611
页数:31
相关论文
共 50 条
  • [1] Worst-Case Finish Time Analysis for DAG-Based Applications in the Presence of Transient Faults
    Xiao-Tong Cui
    Kai-Jie Wu
    Tong-Quan Wei
    Edwin Hsing-Mean Sha
    Journal of Computer Science and Technology, 2016, 31 : 267 - 283
  • [2] Worst-Case Finish Time Analysis for DAG-Based Applications in the Presence of Transient Faults
    Cui, Xiao-Tong
    Wu, Kai-Jie
    Wei, Tong-Quan
    Sha, Edwin Hsing-Mean
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2016, 31 (02) : 267 - 283
  • [3] Test Pattern Generation for Worst-case Crosstalk Faults in DSM chips using Genetic Algorithm
    Duganapalli, Kishore K.
    Palit, Ajoy K.
    Anheier, Walter
    ESTC 2008: 2ND ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 393 - 398
  • [4] Determination of critical parameters for crosstalk faults between on-chip interconnects using worst-case methods
    Vudathu, Shyam Praveen
    Duganapalli, Kishore K.
    Palit, Ajoy K.
    Laur, Rainer
    Anheier, Walter
    2007 9TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2007, : 267 - 271
  • [5] A METHODOLOGY FOR THE IDENTIFICATION OF WORST-CASE TEST VECTORS FOR LOGICAL FAULTS INDUCED IN CMOS CIRCUITS BY TOTAL-DOSE
    ABOUAUF, AA
    BARBE, DF
    EISEN, HA
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1994, 41 (06) : 2585 - 2592
  • [6] 2.5n-step sorting on n x n meshes in the presence of o(√n) worst-case faults
    Yeh, CH
    Parhami, B
    Lee, H
    Varvarigos, EA
    IPPS/SPDP 1999: 13TH INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & 10TH SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 1999, : 436 - 440
  • [7] STALKING GP FAULTS .1.
    SCHULMAN, A
    DR DOBBS JOURNAL, 1990, 15 (01): : 74 - +
  • [8] WORST-CASE INTERACTIVE COMMUNICATION .1. 2 MESSAGES ARE ALMOST OPTIMAL
    ORLITSKY, A
    IEEE TRANSACTIONS ON INFORMATION THEORY, 1990, 36 (05) : 1111 - 1126
  • [9] Worst-Case Fair Bin Sort Queuing (WBSQ): An O(1) Worst-Case Fair Scheduler
    Dwekat, Zyad A.
    Rouskas, George N.
    2011 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2011,
  • [10] Worst-case scenario
    Slee, A
    Harrison, D
    Field, R
    TCE, 2005, (773): : 42 - 43