An Energy-Efficient Approximate Floating-Point Multipliers for Wireless Communications

被引:1
|
作者
Ge, Jipeng [1 ]
Yan, Chenggang [1 ]
Zhao, Xuan [1 ]
Chen, Ke [1 ]
Wu, Bi [1 ]
Liu, Weigiang [1 ]
机构
[1] Nanjing Univ Aeronaut & Astronaut, Coll EIE, Nanjing, Peoples R China
来源
2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS | 2022年
关键词
Approximate computing; high accuracy; low power; floating-point multiplier; wireless communications; POWER;
D O I
10.1109/APCCAS55924.2022.10090356
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Approximate computing has been introduced to reduce the circuit area and power consumption in error-tolerant applications. The wireless communication system can inherently tolerate certain errors at the receiving end due to the noise introduced in the channel. This paper presents an energy-efficient approximate floating-point (FP) multiplier for 5G wireless communication systems. Taking into account the data distribution characteristic in wireless communication systems, a low-complexity accurate mantissa multiplier with the subnormal number approximated to zero is proposed. Based on the proposed mantissa multiplier, a low-power half-precision FP multiplier is proposed with low-weight partial products truncating and the probability compensation. Simulation results show that the truncating 10 columns partial products design reduces area by 66.86%, delay by 57.42%, and power consumption by 65.95% with 99.95% accuracy (MRED is 0.05%). Applying the designed approximate FP multiplier to a beam weight transformation module in 5G communication systems, the deterioration of the bit error rate is less than 0.2dB.
引用
收藏
页码:231 / 235
页数:5
相关论文
共 50 条
  • [21] Tunable Floating-Point for Energy Efficient Accelerators
    Nannarelli, Alberto
    2018 IEEE 25TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2018, : 29 - 36
  • [22] A Design Framework for Hardware-Efficient Logarithmic Floating-Point Multipliers
    Zhang, Tingting
    Niu, Zijing
    Han, Jie
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2024, 12 (04) : 991 - 1001
  • [23] A Multi-Mode Energy-Efficient Double-Precision Floating-Point Multiplier
    Neela, Gopi
    Draper, Jeffrey
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 29 - 32
  • [24] RIME: A Scalable and Energy-Efficient Processing-In-Memory Architecture for Floating-Point Operations
    Lu, Zhaojun
    Arafin, Md Tanvir
    Qu, Gang
    2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 120 - 125
  • [25] Designs of Approximate Floating-Point Multipliers with Variable Accuracy for Error-Tolerant Applications
    Yin, Peipei
    Wang, Chenghua
    Liu, Weiqiang
    Swartzlander, Earl E., Jr.
    Lombardi, Fabrizio
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2018, 90 (04): : 641 - 654
  • [26] Improving Power of DSP and CNN Hardware Accelerators Using Approximate Floating-point Multipliers
    Leon, Vasileios
    Paparouni, Theodora
    Petrongonas, Evangelos
    Soudris, Dimitrios
    Pekmestzi, Kiamal
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2021, 20 (05)
  • [27] Designs of Approximate Floating-Point Multipliers with Variable Accuracy for Error-Tolerant Applications
    Peipei Yin
    Chenghua Wang
    Weiqiang Liu
    Earl E. Swartzlander
    Fabrizio Lombardi
    Journal of Signal Processing Systems, 2018, 90 : 641 - 654
  • [28] A Survey of Energy-Efficient Wireless Communications
    Feng, Daquan
    Jiang, Chenzi
    Lim, Gubong
    Cimini, Leonard J., Jr.
    Feng, Gang
    Li, Geoffrey Ye
    IEEE COMMUNICATIONS SURVEYS AND TUTORIALS, 2013, 15 (01): : 167 - 178
  • [29] Integer and Floating-Point Constant Multipliers for FPGAs
    Brisebarre, Nicolas
    de Dinechin, Florent
    Muller, Jean-Michel
    2008 INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2008, : 233 - 238
  • [30] Approximate Counting with a Floating-Point Counter
    Csuroes, Miklos
    COMPUTING AND COMBINATORICS, 2010, 6196 : 358 - 367