DUV inspection and defect origin analysis for 22nm spacer self-aligned double-patterning

被引:0
|
作者
Montal, Ofir [1 ]
Dotan, Kfir [1 ]
Mebarki, Bencherki [2 ]
Cai, Man-ping [2 ]
Ngai, Chris [2 ]
机构
[1] Appl Mat Israel, Rehovot, Israel
[2] Appl Mat Inc, Santa Clara, CA 95054 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Spacer self-aligned double-patterning (SADP) offers a patterning solution to alleviate the dependency on mask1 and mask2 overlay accuracy in the litho-etch litho-etch (LELE) double-patterning scheme. However, the SADP process sequence introduces additional challenges in defect detection and hence higher risk to production yield. In this work, we developed a methodology to systematically trace the sources of SADP patterning defects by scanning the wafers through consecutive process steps, followed by SEM defect review to identify the major defect types at each step. SEM review was performed at each defect location during the process, and a defect library was established for each step. Our approach and results can be used to develop the inspection strategy during process development and create a defect library to support SADP defect monitoring in production.
引用
收藏
页码:16 / 18
页数:3
相关论文
共 44 条
  • [21] Self-aligned Quadruple Patterning Integration using spacer on spacer pitch splitting at the resist level for sub 32nm pitch applications
    Raley, Angelique
    Thibaut, Sophie
    Mohanty, Nihar
    Subhadeep, Kal
    Nakamura, Satoru
    Ko, Akiteru
    O'Meara, David
    Tapily, Kandabara
    Consiglio, Steve
    Biolsi, Peter
    ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING V, 2016, 9782
  • [22] Self-aligned double patterning process for subtractive Ge fin fabrication at 45-nm pitch
    Milenin, A. P.
    Witters, L.
    Barla, K.
    Thean, A.
    THIN SOLID FILMS, 2016, 602 : 64 - 67
  • [23] Interconnect Stack using Self-Aligned Quad and Double Patterning for 10nm High Volume Manufacturing
    Yeoh, A.
    Madhavan, A.
    Kybert, N.
    Anand, S.
    Shin, J.
    Asoro, M.
    Samarajeewa, S.
    Steigerwald, J.
    Ganpule, C.
    Buehler, M.
    Tripathi, A.
    Souw, V.
    Haran, M.
    Nigam, S.
    Chikarmane, V.
    Yashar, P.
    Mule, T.
    Wu, Y-H.
    Lee, K-S.
    Aykol, M.
    Marla, K.
    Sinha, P.
    Kirby, S.
    Hiramatsu, H.
    Han, W.
    Mori, M.
    Sharma, M.
    Jeedigunta, H.
    Sprinkle, M.
    Pelto, C.
    Tanniru, M.
    Leatherman, G.
    Fischer, K.
    Post, I.
    Auth, C.
    2018 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2018, : 144 - 147
  • [24] Identification and Characterization of a Subtle Bump Defect Formed Upon Organic Mandrel in a Self-Aligned Double Patterning Process
    Yang, Z.
    Hsu, F. -H.
    Wei, K. -L.
    Lee, H. -J.
    Lian, N. -T.
    Yang, T.
    Chen, K. -C.
    Lu, C. -Y.
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 287 - 293
  • [25] Challenges of 29nm Half-Pitch NAND FLASH STI Patterning with 193nm Dry Lithography and Self-Aligned Double Patterning
    Chiu, M. C.
    Lin, Benjamin Szu-Min
    Tsai, M. F.
    Chang, Y. S.
    Yeh, M. H.
    Ying, T. H.
    Ngai, Chris
    Jin, Jaklyn
    Yuen, Stephen
    Huang, Sem
    Chen, Yongmei
    Miao, Liyan
    Tai, Kevin
    Conley, Amiad
    Liu, Ian
    LITHOGRAPHY ASIA 2008, 2008, 7140
  • [26] Driving metallization dimensions to sub-30nm using immersion lithography and a self-aligned double patterning scheme
    Borst, Christopher
    Huli, Lior
    Bennett, Stephen
    Dai, Huixiong
    Bencher, Christopher
    Chen, Yongmei
    ADVANCED METALLIZATION CONFERENCE 2007 (AMC 2007), 2008, 23 : 403 - 407
  • [27] Pattern wiggling investigation of self-aligned double patterning for 2x nm node NAND Flash and beyond
    Lin, You-Yu
    Chen, Chun-Chi
    Li, Chia-Yu
    Wang, Zih-Song
    Chen, Ching-Hua
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXX, 2013, 8682
  • [28] Full Area Pattern Decomposition of Self-Aligned Double Patterning for 30nm Node NAND FLASH Process
    Chang, Yi-Shiang
    Sweis, Jason
    Lai, Jun-Cheng
    Lin, Chia-Chi
    Yu, Jonathan
    ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES II, 2010, 7637
  • [29] Self-Aligned Double Patterning of 1x nm FinFETs; A New Device Integration through the Challenging Geometry
    Kim, M-S
    Vandeweyer, T.
    Altamirano-Sanchez, E.
    Dekkers, H.
    Van Besien, E.
    Tsvetanova, D.
    Richard, O.
    Chew, S.
    Boccardi, G.
    Horiguchi, N.
    2013 14TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS), 2013, : 102 - 105
  • [30] Extreme UV Self-Aligned Double Patterning process optimization for BEOL interconnections on 3nm nodes and beyond
    Montero, D.
    Buccheri, N.
    Lin, Q.
    Roy, S.
    Paolillo, S.
    Wu, C.
    Hermans, Y.
    Decoster, S.
    Baudemprez, B.
    Finoulst, J. F.
    Lazzarino, F.
    Park, S.
    Tokei, Z.
    ADVANCED ETCH TECHNOLOGY AND PROCESS INTEGRATION FOR NANOPATTERNING XIII, 2024, 12958