An integrated technique for test vector selection and test scheduling under test time constraint

被引:5
|
作者
Edbom, S [1 ]
Larsson, E [1 ]
机构
[1] Linkoping Univ, Dept Comp Sci, S-58183 Linkoping, Sweden
关键词
D O I
10.1109/ATS.2004.24
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The quality of test is highly related to the number of faults that can be detected during the testing (fault coverage) and the defect probability of each testable unit. High test quality is reached by applying an excessive number of good test vectors, however, such a high test data volume can be problematic to fit in the ATE's (automatic test equipment) limited memory. We therefore propose, for core-based designs, a scheme that selects test vectors for each core, and schedule the test vectors in such a way that the test quality is maximized under a given test time constraint given by the ATE memory depth.
引用
收藏
页码:254 / 257
页数:4
相关论文
共 50 条
  • [11] A Study on Test Nodes Selection Problem with Test Capacity Constraint in QoE Measurement Network
    Wang, Sainan
    Gao, Suixiang
    Yang, Wenguo
    CONFERENCE PROCEEDINGS OF 2017 3RD IEEE INTERNATIONAL CONFERENCE ON CONTROL SCIENCE AND SYSTEMS ENGINEERING (ICCSSE), 2017, : 646 - 655
  • [12] Test response reuse-based SoC core test compression and test scheduling for test application time minimization
    Shao, Jingbo
    Ma, Guangsheng
    Yang, Zhi
    Zhang, Ruixue
    MICROELECTRONICS JOURNAL, 2008, 39 (12) : 1704 - 1709
  • [13] A general regression test selection technique
    El-hamid, Walid S. Abd
    El-etriby, Sherif S.
    Hadhoud, Mohiy M.
    World Academy of Science, Engineering and Technology, 2010, 62 : 893 - 897
  • [14] A Regression Test Selection and Prioritization Technique
    Malhotra, Ruchika
    Kaur, Arvinder
    Singh, Yogesh
    JOURNAL OF INFORMATION PROCESSING SYSTEMS, 2010, 6 (02): : 235 - 252
  • [15] A test vector ordering technique for switching activity reduction during test operation
    Girard, P
    Guiller, L
    Landrault, C
    Pravossoudovitch, S
    NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 24 - 27
  • [16] The support vector machine under test
    Meyer, D
    Leisch, F
    Hornik, K
    NEUROCOMPUTING, 2003, 55 (1-2) : 169 - 186
  • [17] Vector analyzers pare test time
    Browne, J
    MICROWAVES & RF, 1998, 37 (11) : 124 - +
  • [18] Failure-censored accelerated life test sampling plans for Weibull distribution under expected test time constraint
    Korea Advanced Inst of Science and, Technology, Daejon, Korea, Republic of
    Reliab Eng Syst Saf, 1 (61-68):
  • [19] FAILURE-CENSORED ACCELERATED LIFE TEST SAMPLING PLANS FOR WEIBULL DISTRIBUTION UNDER EXPECTED TEST TIME CONSTRAINT
    BAI, DS
    CHUN, YR
    KIM, JG
    RELIABILITY ENGINEERING & SYSTEM SAFETY, 1995, 50 (01) : 61 - 68
  • [20] Concurrent built-in self-testing under the constraint of shared test resources and its test time reduction
    Goh, S. H.
    Chan, Y. H.
    Lin, Zhao
    Lam, Jeffrey
    INTEGRATION-THE VLSI JOURNAL, 2017, 59 : 198 - 205