An integrated technique for test vector selection and test scheduling under test time constraint

被引:5
|
作者
Edbom, S [1 ]
Larsson, E [1 ]
机构
[1] Linkoping Univ, Dept Comp Sci, S-58183 Linkoping, Sweden
关键词
D O I
10.1109/ATS.2004.24
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The quality of test is highly related to the number of faults that can be detected during the testing (fault coverage) and the defect probability of each testable unit. High test quality is reached by applying an excessive number of good test vectors, however, such a high test data volume can be problematic to fit in the ATE's (automatic test equipment) limited memory. We therefore propose, for core-based designs, a scheme that selects test vectors for each core, and schedule the test vectors in such a way that the test quality is maximized under a given test time constraint given by the ATE memory depth.
引用
收藏
页码:254 / 257
页数:4
相关论文
共 50 条
  • [1] Combined test data selection and scheduling for test quality optimization under ATE memory depth constraint
    Larsson, Erik
    Edbom, Stina
    VLSI-SOC: FROM SYSTEMS TO SILICON, 2007, 240 : 221 - +
  • [2] Integrated test scheduling, test parallelization and TAM design
    Larsson, E
    Arvidsson, K
    Fujiwara, HD
    Peng, Z
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 397 - 404
  • [3] Understanding the effect of time-constraint bounded novel technique for regression test selection and prioritization
    Suri B.
    Singhal S.
    International Journal of System Assurance Engineering and Management, 2015, 6 (1) : 71 - 77
  • [4] Feature selection with test cost constraint
    Min, F. (minfanphd@163.com), 1600, Elsevier Inc. (55):
  • [5] Feature selection with test cost constraint
    Min, Fan
    Hu, Qinghua
    Zhu, William
    INTERNATIONAL JOURNAL OF APPROXIMATE REASONING, 2014, 55 (01) : 167 - 179
  • [6] Test scheduling and scan-chain division under power constraint
    Larsson, E
    Peng, Z
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 259 - 264
  • [7] Integrated Test-Architecture Optimization and Thermal-Aware Test Scheduling for 3-D SoCs Under Pre-Bond Test-Pin-Count Constraint
    Jiang, Li
    Xu, Qiang
    Chakrabarty, Krishnendu
    Mak, T. M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (09) : 1621 - 1633
  • [8] Test scheduling for multi-clock domain SoCs under power constraint
    Yoneda, Tomokazu
    Masuda, Kimihiko
    Fujiwara, Hideo
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (03): : 747 - 755
  • [9] Optimization of parallel test task scheduling with constraint satisfaction
    Gao, Jinsheng
    Zhu, Xiaomin
    Zhang, Runtong
    JOURNAL OF SUPERCOMPUTING, 2023, 79 (07): : 7206 - 7227
  • [10] Optimization of parallel test task scheduling with constraint satisfaction
    Jinsheng Gao
    Xiaomin Zhu
    Runtong Zhang
    The Journal of Supercomputing, 2023, 79 : 7206 - 7227