共 50 条
- [1] Combined test data selection and scheduling for test quality optimization under ATE memory depth constraint VLSI-SOC: FROM SYSTEMS TO SILICON, 2007, 240 : 221 - +
- [2] Integrated test scheduling, test parallelization and TAM design PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 397 - 404
- [4] Feature selection with test cost constraint Min, F. (minfanphd@163.com), 1600, Elsevier Inc. (55):
- [6] Test scheduling and scan-chain division under power constraint 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 259 - 264
- [8] Test scheduling for multi-clock domain SoCs under power constraint IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (03): : 747 - 755
- [9] Optimization of parallel test task scheduling with constraint satisfaction JOURNAL OF SUPERCOMPUTING, 2023, 79 (07): : 7206 - 7227
- [10] Optimization of parallel test task scheduling with constraint satisfaction The Journal of Supercomputing, 2023, 79 : 7206 - 7227