Routability and fault tolerance of FPGA interconnect architectures

被引:0
|
作者
Huang, J [1 ]
Tahoori, MB [1 ]
Lombardi, F [1 ]
机构
[1] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a new approach for the evaluation of FPGA routing resources in the presence of interconnect faults. All possible interconnect faults for programmable switches and wiring channels are considered. Signal routing in the presence of faulty interconnect resources is analyzed at both switch block and the entire FPGA. Two new probabilistic routing (routability) metrics are proposed and used as figures of merit for evaluating the interconnect resources of commercially available FPGAs as well as academic architectures.
引用
收藏
页码:479 / 488
页数:10
相关论文
共 50 条
  • [1] On-line fault tolerance for FPGA interconnect with roving STARs
    Emmert, J
    Baumgart, S
    Kataria, P
    Taylor, A
    Stroud, C
    Abramovici, M
    2001 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2001, : 445 - 454
  • [2] Interconnect estimation for segmented FPGA architectures
    Kannan, P
    Bhatia, D
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 295 - 296
  • [3] Routability estimation of FPGA-based fault injection
    Sedaghat, R
    CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 129 - 132
  • [4] FPGA interconnect delay fault testing
    Chmelar, E
    INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 1239 - 1247
  • [5] Interconnect testing in cluster-based FPGA architectures
    Harris, IG
    Tessier, R
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 49 - 54
  • [6] Fault grading FPGA interconnect test configurations
    Tahoori, MB
    Mitra, S
    Toutounchi, S
    McCluskey, EJ
    INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 608 - 617
  • [7] A fast diagnosis method for interconnect fault in FPGA
    Wang, Y
    Liu, DF
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2002, : 231 - 234
  • [8] Diagnosis of interconnect faults in cluster-based FPGA architectures
    Harris, I
    Tessier, R
    ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, : 472 - 475
  • [9] Assessing carbon nanotube bundle interconnect for future FPGA architectures
    Eachempati, Soumya
    Nieuwoudt, Arthur
    Gayasen, Aman
    Vijaykrishnan, N.
    Massoud, Yehia
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 307 - +
  • [10] GPlace3.0: Routability-Driven Analytic Placer for UltraScale FPGA Architectures
    Abuowaimer, Ziad
    Maarouf, Dani
    Martin, Timothy
    Foxcroft, Jeremy
    Grewal, Gary
    Areibi, Shawki
    Vannelli, Anthony
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2018, 23 (05)