Controller re-specification to minimize switching activity in controller/data path circuits

被引：0
|
作者：
Raghunathan, A [1 ]
Dey, S [1 ]
Jha, NK [1 ]
Wakabayashi, K [1 ]
机构：
[1] PRINCETON UNIV,DEPT ELECT ENGN,PRINCETON,NJ 08544
来源：
1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：301 / 304
页数：4
相关论文
共 50 条
  • [1] Controller resynthesis for testability enhancement of RTL controller/data path circuits
    Ravi, S
    Ghosh, I
    Roy, RK
    Dey, S
    ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 193 - 198
  • [2] Controller resynthesis for testability enhancement of RTL controller/data path circuits
    Princeton Univ, Princeton, United States
    J Electron Test Theory Appl JETTA, 2 (201-212):
  • [3] Controller resynthesis for testability enhancement of RTL controller/data path circuits
    Ravi, S
    Ghosh, I
    Roy, RK
    Dey, S
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 13 (02): : 201 - 212
  • [4] A controller redesign technique to enhance testability of controller data path circuits
    Dey, S
    Gangaram, V
    Potkonjak, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (02) : 157 - 168
  • [5] Controller Resynthesis for Testability Enhancement of RTL Controller/Data Path Circuits
    Srivaths Ravi
    Indradeep Ghosh
    Rabindra K. Roy
    Sujit Dey
    Journal of Electronic Testing, 1998, 13 : 201 - 212
  • [6] Controller redesign technique to enhance testability of controller-data path circuits
    NEC, Princeton, United States
    IEEE Trans Comput Aided Des Integr Circuits Syst, 2 (157-168):
  • [7] False Path Identification Algorithm Framework for Nonseparable Controller-Data Path Circuits
    Shaheen, Ateeq-Ur-Rehman
    Hussin, Fawnizu Azmadi
    Hamid, Nor Hisham
    2016 6TH INTERNATIONAL CONFERENCE ON INTELLIGENT AND ADVANCED SYSTEMS (ICIAS), 2016,
  • [8] Integration of hierarchical test generation with behavioral synthesis of controller and data path circuits
    Bhatia, S
    Jha, NK
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (04) : 608 - 619
  • [9] Design for two-pattern testability of controller-data path circuits
    Altaf-Ul-Amin, M
    Ohtake, S
    Fujiwara, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2003, E86D (06) : 1042 - 1050
  • [10] Design for two-pattern testability of controller-data path circuits
    Altaf-Ul-Amin, M
    Ohtake, S
    Fujiwara, H
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 73 - 79
12345