Controller resynthesis for testability enhancement of RTL controller/data path circuits

被引：0
|
作者：
Princeton Univ, Princeton, United States [1 ]
机构：
来源：
J Electron Test Theory Appl JETTA | / 2卷 / 201-212期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Controller resynthesis for testability enhancement of RTL controller/data path circuits
    Ravi, S
    Ghosh, I
    Roy, RK
    Dey, S
    ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 193 - 198
  • [2] Controller resynthesis for testability enhancement of RTL controller/data path circuits
    Ravi, S
    Ghosh, I
    Roy, RK
    Dey, S
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 13 (02): : 201 - 212
  • [3] Controller Resynthesis for Testability Enhancement of RTL Controller/Data Path Circuits
    Srivaths Ravi
    Indradeep Ghosh
    Rabindra K. Roy
    Sujit Dey
    Journal of Electronic Testing, 1998, 13 : 201 - 212
  • [4] A controller redesign technique to enhance testability of controller data path circuits
    Dey, S
    Gangaram, V
    Potkonjak, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (02) : 157 - 168
  • [5] A Hybrid Delay Design-for-Testability for Nonseparable RTL Controller-Data Path Circuits
    Shaheen, Ateeq-Ur-Rehman
    Hussin, Fawnizu Azmadi
    Hamid, Nor Hisham
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (02)
  • [6] Controller redesign technique to enhance testability of controller-data path circuits
    NEC, Princeton, United States
    IEEE Trans Comput Aided Des Integr Circuits Syst, 2 (157-168):
  • [7] Design for two-pattern testability of controller-data path circuits
    Altaf-Ul-Amin, M
    Ohtake, S
    Fujiwara, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2003, E86D (06) : 1042 - 1050
  • [8] Design for two-pattern testability of controller-data path circuits
    Altaf-Ul-Amin, M
    Ohtake, S
    Fujiwara, H
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 73 - 79
  • [9] A controller resynthesis based method for improving datapath testability
    Flottes, ML
    Rouzeyre, B
    Volpe, L
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 347 - 350
  • [10] Non-scan design for testability for mixed RTL circuits with both data paths and controller via conflict analysis
    Xiang, D
    Gu, S
    Fujiwara, H
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 300 - 303
12345