On 2-(n2, 2n, 2n-1) designs with three intersection numbers

被引：4
|
作者：
Caggegi, Andrea [1 ]
Falcone, Giovanni [1 ]
机构：
[1] Univ Palermo, Dipartimento Metodi & Modelli Matemat, I-90128 Palermo, Italy
来源：
DESIGNS CODES AND CRYPTOGRAPHY | 2007年 / 43卷 / 01期
关键词：
2-designs;
D O I：
10.1007/s10623-007-9051-z
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
The simple incidence structure D(A,2), formed by the points and the unordered pairs of distinct parallel lines of a finite affine plane A = (P, L) of order n > 4, is a 2-(n(2), 2n, 2n - 1) design with intersection numbers 0, 4, n. In this paper, we show that the converse is true, When n >= 5 is an odd integer.
引用
收藏
页码：33 / 40
页数：8
相关论文
共 50 条
  • [1] On 2 – (n2, 2n, 2n–1) designs with three intersection numbers
    Andrea Caggegi
    Giovanni Falcone
    Designs, Codes and Cryptography, 2007, 43 : 33 - 40
  • [2] SPREADS AND PACKINGS FOR A CLASS OF ((2N + 1) (2N-1 - 1) + 1, 2N-1, 1)-DESIGNS
    BAKER, RD
    EBERT, GL
    JOURNAL OF COMBINATORIAL THEORY SERIES A, 1985, 40 (01) : 45 - 54
  • [3] An Efficient 2n RNS Scaler for Moduli Set {2n-1, 2n, 2n+1}
    Ye, Yanlong
    Ma, Shang
    Hu, Jianhao
    ISISE 2008: INTERNATIONAL SYMPOSIUM ON INFORMATION SCIENCE AND ENGINEERING, VOL 2, 2008, : 511 - 515
  • [4] Shifter circuits for {2n+1, 2n, 2n-1} RNS
    Bakalis, D.
    Vergos, H. T.
    ELECTRONICS LETTERS, 2009, 45 (01) : 27 - 28
  • [5] Efficient reverse converters for four-moduli sets {2n-1, 2n, 2n+1, 2n+1-1} and {2n-1, 2n, 2n+1, 2n-1-1}
    Cao, B
    Srikanthan, T
    Chang, CH
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (05): : 687 - 696
  • [6] A New RNS Scaler for {2n-1, 2n, 2n+1}
    Low, Jeremy Yung Shern
    Chang, Chip Hong
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1431 - 1434
  • [7] Fast Sign Detection for RNS (2n-1, 2n, 2n+1)
    Tomczak, Tadeusz
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (06) : 1502 - 1511
  • [8] High Speed Comparator for the Moduli {2n, 2n-1, 2n+1}
    Li, Lei
    Li, Guodong
    Zhao, Yingxu
    Yin, Pengsheng
    Zhou, Wanting
    IEICE ELECTRONICS EXPRESS, 2013, 10 (21):
  • [9] Efficient VLSI Implementation of 2n Scaling of Signed Integer in RNS {2n-1, 2n, 2n+1}
    Tay, Thian Fatt
    Chang, Chip-Hong
    Low, Jeremy Yung Shern
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (10) : 1936 - 1940
  • [10] RNS Division Algorithm for 2n-1 and 2n dividers
    Labafniya, Mansoureh
    Eshghi, Mohammad
    2014 22ND IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2014, : 955 - 958
12345