Design of multipliers for GF(2m)

被引：5
|
作者：
Mao, Z. [1 ]
Shou, G. [1 ]
Hu, Y. [1 ]
Guo, Z. [1 ]
机构：
[1] Beijing Univ Posts & Telecommun, Sch Informat & Commun Engn, Beijing 100876, Peoples R China
来源：
ELECTRONICS LETTERS | 2010年 / 46卷 / 06期
基金：
国家高技术研究发展计划(863计划);
关键词：
FINITE-FIELD MULTIPLIER; COMPLEXITY;
D O I：
10.1049/el.2010.0246
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new design of multipliers for GF(2(m)) based on combination of bit-serial and bit-parallel schemes with low complexity is proposed. Using pipeline architecture, the scheme yields significantly lower latency compared to known bit-parallel multipliers for GF(2(m)).
引用
收藏
页码：419 / U58
页数：2
相关论文
共 50 条
  • [21] Low complexity sequential normal basis multipliers over GF(2m)
    Reyhani-Masoleh, A
    Hasan, MA
    16TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2003, : 188 - 195
  • [22] C-testable bit parallel multipliers over GF(2m)
    Rahaman, H.
    Mathew, J.
    Pradhan, D. K.
    Jabir, A. M.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2008, 13 (01)
  • [23] Compact FPGA-based hardware architectures for GF(2m) multipliers
    Morales-Sandoval, Miguel
    Diaz-Perez, Arturo
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 649 - 652
  • [24] On-Line Error Detection for Bit-Serial Multipliers in GF(2m)
    Sebastian Fenn
    Michael Gossel
    Mohammed Benaissa
    David Taylor
    Journal of Electronic Testing, 1998, 13 : 29 - 40
  • [25] LFSR multipliers over GF(2m) defined by all-one polynomial
    Kim, Hyun-Sung
    Lee, Sung-Woon
    INTEGRATION-THE VLSI JOURNAL, 2007, 40 (04) : 473 - 478
  • [26] Efficient bit-parallel multipliers over finite fields GF(2m)
    Lee, Chiou-Yng
    Meher, Pramod Kumar
    COMPUTERS & ELECTRICAL ENGINEERING, 2010, 36 (05) : 955 - 968
  • [27] On-line error detection for bit-serial multipliers in GF(2m)
    Fenn, S
    Gossel, M
    Benaissa, M
    Taylor, D
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 13 (01): : 29 - 40
  • [28] Performance Analysis of Gaussian Normal Basis GF (2m) Serial Multipliers and Inverters
    Puligunta, Mahidhar
    El-Razouk, Hayssam
    2021 IEEE 11TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), 2021, : 738 - 746
  • [29] A novel architecture for Galois fields GF(2m) multipliers based on Mastrovito scheme
    Petra, Nicola
    De Caro, Davide
    Strollo, Antonio G. M.
    IEEE TRANSACTIONS ON COMPUTERS, 2007, 56 (11) : 1470 - 1483
  • [30] Efficient digit-serial normal basis multipliers over GF(2M)
    Reyhani-Masoleh, A
    Hasan, MA
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 781 - 784
12345