Design of multipliers for GF(2m)

被引:5
|
作者
Mao, Z. [1 ]
Shou, G. [1 ]
Hu, Y. [1 ]
Guo, Z. [1 ]
机构
[1] Beijing Univ Posts & Telecommun, Sch Informat & Commun Engn, Beijing 100876, Peoples R China
基金
国家高技术研究发展计划(863计划);
关键词
FINITE-FIELD MULTIPLIER; COMPLEXITY;
D O I
10.1049/el.2010.0246
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new design of multipliers for GF(2(m)) based on combination of bit-serial and bit-parallel schemes with low complexity is proposed. Using pipeline architecture, the scheme yields significantly lower latency compared to known bit-parallel multipliers for GF(2(m)).
引用
收藏
页码:419 / U58
页数:2
相关论文
共 50 条
  • [1] A Survey of GF (2m) Multipliers on FPGA
    Selma, Haichour Amina
    M'hamed, Hamadouche
    2014 9TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2014, : 215 - 218
  • [2] Systematic design approach of Mastrovito multipliers over GF(2m)
    Zhang, TG
    Parhi, KK
    2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 507 - 516
  • [3] Design of multipliers for GF(2m) (vol 46, pg 419, 2010)
    Mao, Z.
    Shou, G.
    Hu, Y.
    Guo, Z.
    ELECTRONICS LETTERS, 2010, 46 (25) : 1702 - 1702
  • [4] Parallel programmable finite field GF(2m) multipliers
    Iliev, N
    Stine, JE
    Jachimiec, N
    VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 299 - 302
  • [5] High speed Galois fields GF(2m) multipliers
    Petra, Nicola
    De Caro, Davide
    Strollo, Antonio G. M.
    2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 468 - 471
  • [6] Scalable and systolic Montgomery multipliers over GF(2m)
    Chen, Chin-Chin
    Lee, Chiou-Yng
    Lu, Erl-Huei
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (07) : 1763 - 1771
  • [7] STRUCTURE OF PARALLEL MULTIPLIERS FOR A CLASS OF FIELDS GF(2M)
    ITOH, T
    TSUJII, S
    INFORMATION AND COMPUTATION, 1989, 83 (01) : 21 - 40
  • [8] SYSTOLIC MULTIPLIERS FOR FINITE-FIELDS GF(2M)
    YEH, CS
    REED, IS
    TRUONG, TK
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (04) : 357 - 360
  • [9] A basis-independent algorithm to design fast parallel multipliers over GF(2m)
    Elia, M
    Leone, M
    ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, 2004, : 553 - 559
  • [10] Easily testable implementation for bit parallel multipliers in GF (2m)
    Rahaman, H.
    Mathew, J.
    Jabir, A. M.
    Pradhan, D. K.
    HLDVT'06: ELEVENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2006, : 48 - +