Single-Bin DFT-Based Digital Calibration Technique for CDAC in SAR ADCs

被引:3
|
作者
Lee, Shuenn-Yuh [1 ]
Tsou, Chieh [1 ]
Li, Yu-Cheng [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 701, Taiwan
关键词
Analog-digital conversion; Analog-to-digital converter; Fourier transform; digital calibration; successive approximation register; IMPLEMENTATION;
D O I
10.1109/TCSI.2019.2938242
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 1024-point single-bin discrete Fourier transform (SBDFT)-based digital calibration technique is presented for high-performance, full-code successive approximation (SAR) analog-to-digital converters (ADCs). This proposed method can evaluate the radix error in capacitor-DAC (CDAC), which deviates from the designed value. Thus, the corrected digital output codes are generated to compensate the error, thereby reducing the harmonic distortion caused by capacitor mismatch. Moreover, the proposed algorithm adopts a recursive SBDFT computation rather than a conventional fast Fourier transform (FFT) computation methods because the simple hardware, which reduces hardware complexity and power consumption, can be achieved to calculate a certain bin in this work. The effective number of bits (ENOB) and signal-to-noise ratio (SNDR) can be enhanced by approximately 2 bits and 14.52 dB, respectively, on the basis of the simulation result of a 12-bit SAR ADC behavior model with 0.3 capacitor mismatch. The proposed SAR ADC is fabricated in TSMC $0.18\boldsymbol {\mu }$ m 1P6M technology. Measurement results explain that the SNDR, spurious free dynamic range, and ENOB are 46.49/67.28 dB, 49.66/80.73 dB, and 7.43/10.88 bits before/after calibration, respectively, wherein the power supply is 3.3 V and the input signal frequency is 2 kHz with a sampling rate of 100 kS/s.
引用
收藏
页码:4582 / 4591
页数:10
相关论文
共 50 条
  • [31] A Fully Digital Calibration Technique for Nonlinearity Correction in Pipelined ADCs
    Montazerolgham, Mohammad Ali
    Moosazeadeh, Tohid
    Yavari, Mohammad
    2015 23RD IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2015, : 1296 - 1300
  • [32] A robust and fast digital background calibration technique for pipelined ADCs
    Fan, Jen-Lin
    Wang, Chung-Yi
    Wu, Jieh-Tsorng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (06) : 1213 - 1223
  • [33] A Digital Calibration Technique for Cyclic ADCs Using MOS Capacitors
    Zhiheng Wei
    Shoji, Kawahito
    2013 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC), 2013, : 1222 - 1226
  • [34] An Offset Double Conversion Technique for Digital Calibration of Pipelined ADCs
    Peng, Bei
    Li, Hao
    Lin, Pingfen
    Chiu, Yun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (12) : 961 - 965
  • [35] A capacitive mismatch calibration method for SAR ADCs based on TDC
    Shen, Qing
    Wang, Xin
    Jiang, Mei
    Chen, Junxian
    He, Xinhui
    Zhou, Huanhuan
    ELECTRONICS LETTERS, 2024, 60 (04)
  • [36] Dithering-based calibration of capacitor mismatch in SAR ADCs
    Wu, Jianhui
    Wu, Aidong
    Du, Yuan
    ELECTRONICS LETTERS, 2016, 52 (19) : 1598 - 1600
  • [37] A digital background calibration technique for SAR ADC based on capacitor swapping
    Du, Ling
    Ning, Ning
    Wu, Shuangyi
    Yu, Qi
    Liu, Yang
    IEICE ELECTRONICS EXPRESS, 2014, 11 (12):
  • [38] Histogram-based calibration of capacitor mismatch in SAR ADCs
    Swindlehurst, Eric
    Chiang, Shiuh-hua Wood
    ELECTRONICS LETTERS, 2015, 51 (25) : 2097 - 2098
  • [39] Digital calibration of inter-stage nonlinear errors in pipelined SAR ADCs
    Zhou, Yuan
    Chiu, Yun
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 82 (03) : 533 - 542
  • [40] Digital calibration of inter-stage nonlinear errors in pipelined SAR ADCs
    Yuan Zhou
    Yun Chiu
    Analog Integrated Circuits and Signal Processing, 2015, 82 : 533 - 542