EMULATING SPIKING NEURAL NETWORKS FOR EDGE DETECTION ON FPGA HARDWARE

被引:8
|
作者
Glackin, Brendan [1 ]
Harkin, Jitn [1 ]
McGinnity, Thomas M. [1 ]
Maguire, Liam P. [1 ]
Wu, Qingxiang [1 ]
机构
[1] Univ Ulster, Intelligent Syst Res Ctr, Derry BT48 7JL, North Ireland
关键词
NEURONS;
D O I
10.1109/FPL.2009.5272339
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Spiking Neural Networks (SNNs) are an emerging computing paradigm that attempt to model the biological functions of the human brain. However, as networks approach the biological scale with significantly large numbers of neurons, software simulations face the problem of scalability and increasing computation times. Thus, numerous researchers have targeted hardware implementations in an attempt to more closely replicate the parallel processing capabilities of biological networks. Reconfigurable hardware is seen as a particularly viable platform for attempting to replicate to some degree the natural plasticity and flexibility of the human brain. This paper presents a scalable FPGA based implementation approach that facilitates the accelerated emulation of large-scale SNNs. The approach is validated using a SNN-based edge detection application where an order of magnitude speed performance increase was observed in comparison to a software equivalent implementation.
引用
收藏
页码:670 / 673
页数:4
相关论文
共 50 条
  • [41] RFI detection with spiking neural networks
    Pritchard, N. J.
    Wicenec, A.
    Bennamoun, M.
    Dodson, R.
    PUBLICATIONS OF THE ASTRONOMICAL SOCIETY OF AUSTRALIA, 2024, 41
  • [42] Neural Encoding and Spike Generation for Spiking Neural Networks implemented in FPGA
    de Oliveira Neto, Jose Rodrigues
    Cerquinho Cajueiro, Joao Paulo
    Ranhel, Joao
    25TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND COMPUTERS (CONIELECOMP 2015), 2015, : 55 - 61
  • [43] A Hardware Architecture for Image Clustering Using Spiking Neural Networks
    Aurelio Nuno-Maganda, Marco
    Arias-Estrada, Miguel
    Torres-Huitzil, Cesar
    Hugo Aviles-Arriaga, Hector
    Hernandez-Mier, Yahir
    Morales-Sandoval, Miguel
    2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 261 - 266
  • [44] A POPULATION CODING HARDWARE ARCHITECTURE FOR SPIKING NEURAL NETWORKS APPLICATIONS
    Nuno-Maganda, Marco
    Arias-Estrada, Miguel
    Torres Huitzil, Cesar
    Girau, Bernard
    2009 5TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2009, : 83 - +
  • [45] Investigating the Suitability of FPAAs for Evolved Hardware Spiking Neural Networks
    Rocke, Patrick
    McGinley, Brian
    Maher, John
    Morgan, Fearghal
    Harkin, Jim
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, PROCEEDINGS, 2008, 5216 : 118 - +
  • [46] Compiling Spiking Neural Networks to Mitigate Neuromorphic Hardware Constraints
    Balaji, Adarsha
    Das, Anup
    2020 11TH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING WORKSHOPS (IGSC), 2020,
  • [47] The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks
    Schaefer, Clemens J. S.
    Taheri, Pooria
    Horeni, Mark
    Joshi, Siddharth
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (05) : 1789 - 1793
  • [48] Layered tile architecture for efficient hardware spiking neural networks
    Wan, Lei
    Liu, Junxiu
    Harkin, Jim
    McDaid, Liam
    Luo, Yuling
    MICROPROCESSORS AND MICROSYSTEMS, 2017, 53 : 21 - 32
  • [49] Benchmarking Highly Parallel Hardware for Spiking Neural Networks in Robotics
    Steffen, Lea
    Koch, Robin
    Ulbrich, Stefan
    Nitzsche, Sven
    Roennau, Arne
    Dillmann, Rudiger
    FRONTIERS IN NEUROSCIENCE, 2021, 15
  • [50] Hardware Efficient Weight-Binarized Spiking Neural Networks
    Tang, Chengcheng
    Han, Jie
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,